We describe a new power-performance modeling toolkit, developed to aid in the evaluation and definition
of future, power-efficient PowerPC? processors. The base performance models in use in this project are: (a) a fast
but cycle-accurate, parameterized research simulator and (b) a slower, pre-RTL reference model that models a
specific high-end machine in full, latch-accurate detail. Energy characterizations are derived from real, circuit-level
power simulation data. These are then combined to form higher-level energy models that are driven by
microarchitecture-level parameters of interest. The overall methodology allows us to conduct power-performance
tradeoff studies in defining the follow-on design points within a given product family. We present a few experimental
results to illustrate the kinds of tradeoffs one can study using this tool.
By: David M. Brooks, John-David Wellman, Margaret Martonosi, Pradip Bose RC
Published in: RC21875 in 2001
LIMITED DISTRIBUTION NOTICE:
This Research Report is available. This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g., payment of royalties). I have read and understand this notice and am a member of the scientific community outside or inside of IBM seeking a single copy only.
Questions about this service can be mailed to reports@us.ibm.com .