A Multiphase PLL for 10 Gb/s Links in SOI CMOS Technology

Copyright © (2005) by IEEE. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distrubuted for profit. To copy otherwise, to republish, to post on servers, or to redistribute to lists, requires prior specific permission and/or a fee.

This paper presents a multiphase PLL designed for a 10%10 Gb/s serial link bundle that is based on
a digital CDR receiver. The PLL was fabricated in a 90-nm SOI CMOS process and covers a frequency band of 9.6–12.8 GHz at a supply voltage of 1.7 V. Measurement results showed a peak-to-peak jitter of less than 0.12 UI and a power consumption efficiency of 1.5 mW/GHz per link. An
analytical derivation of the PLL’s tuning range and the dimensioning of the phase buffer’s shunt peaking coil to boost the bandwidth are also included in this paper.

By: Marcel A. Kossel; Thomas Morf; W. Baumberger; Alice Biber; Christian Menolfi; Thomas Toifl; Martin Schmatz

Published in: in 2005


This Research Report is available. This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g., payment of royalties). I have read and understand this notice and am a member of the scientific community outside or inside of IBM seeking a single copy only.


Questions about this service can be mailed to reports@us.ibm.com .