We have developed robust, wafer-scale, 3D interconnect methods for batch fabrication of System on Chip (SOC) especially suitable for MEMS or VLSI-MEMS applications, and show the robustness of these new transfer methods. This is a major step toward a high-integration SOC system and opens new opportunities for VLSI-MEMS and its integration with microelectronics. It has significant potential for many applications such as heterogeneous device integration (mixed technology), 3D integration and chip stacking. Using the third dimension also has the potential to simplify device architecture and reduce the length and complexity of interconnects.
By: M. Despont, U. Drechsler, R. Yu, M. Geissler, E. Delamarche, H.B. Pogge and P. Vettiger
Published in: RZ3491 in 2003
LIMITED DISTRIBUTION NOTICE:
This Research Report is available. This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g., payment of royalties). I have read and understand this notice and am a member of the scientific community outside or inside of IBM seeking a single copy only.
Questions about this service can be mailed to reports@us.ibm.com .