On-Chip Wiring Design Challenges for GHz Operation

This presentation will review the present day on-chip wiring design practices and the fundamental properties of on-chip lossy transmission lines. The deficiencies of RC-circuit representation are highlighted and it will be shown that many of the modeling and simulation techniques developed for package interconnections need to be adopted by the microprocessor designers in order to achieve GHz clock rates.