Challenges in Processor Modeling and Validation

Copyright [©] (1999) by IEEE. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distrubuted for profit. To copy otherwise, to republish, to post on servers, or to redistribute to lists, requires prior specific permission and/or a fee.

This article has been accepted as the Guest Editors' Introduction to
the Special Issue of IEEE Micro on: "Modeling and Validation of Microprocessors",
May/June, 1999. In addition to introducing the papers selected for the special
issue, this article presents a tutorial-style discussion of the current
challenges and future trends in microprocessor modeling and validation.

By: Pradip Bose, Todd M. Austin, Thomas M. Conte

Published in: IEEE Micro, volume 19, (no 3), pages 9-14 in 1999

Please obtain a copy of this paper from your local library. IBM cannot distribute this paper externally.

Questions about this service can be mailed to reports@us.ibm.com .