This paper presents a single chip CMOS solution for 4 times OC-3c, OC-12 and OC-12c SDH/SONET framing with integrated serial line interfaces. Outstanding features of this chip are clock recovery and fulfillment of ITU-T and BellCore jitter requirements for SDH/SONET systems, as well as the large range of functions offered. These functions include ATM and PPP support, digital cross-connect, add/drop multiplexing and automatic protection switching.
By: M. Beakes, P. Buchmann, R. Clauberg, J.F. Ewen, J.F. Gilsdorf, P. Hauviller, A. Herkersdorf, J.-C. Le Garrec, W. Lemppenau, B. Parker, D.J. Pearson, J.M. Pereira, D. Plassat, S.K. Reynolds, H.R. Schindler, A. Steimle and D.J. Webb
Published in: RZ3161 in 1999
LIMITED DISTRIBUTION NOTICE:
This Research Report is available. This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g., payment of royalties). I have read and understand this notice and am a member of the scientific community outside or inside of IBM seeking a single copy only.
Questions about this service can be mailed to reports@us.ibm.com .