Interconnects have become a severe bottleneck in today's computing hardware To improve the interconnectivity, the bandwidth per area on a chip-to-chip or even core-to-core level has to be increased. Si photonics (SiPh) is the ideal technology to increase the bandwidth density. By using shallow CMOS-compatible hybrid III-V on Si lasers, we show a concept for which SiPh and CMOS share a common BEOL. Epitaxial layer optimization, low-resistive ohmic contacts, optimized dry etch, current blocking layer formation and optically pumped lasers with feedback to the Si waveguide buried below are shown.
By: H. Hahn, M. Seifried, G. Villares, Y. Baumgartner, M. Halter, C. Caër, D. Caimi, M. Sousa, R. Dangel, N. Meier, F. Horst, L. Czornomaz, B. J. Offrein
Published in: 2017 75th Annual Device Research Conference (DRC), IEEE, p.https://doi.org/10.1109/DRC.2017.7999518 in 2017
LIMITED DISTRIBUTION NOTICE:
This Research Report is available. This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g., payment of royalties). I have read and understand this notice and am a member of the scientific community outside or inside of IBM seeking a single copy only.
Questions about this service can be mailed to reports@us.ibm.com .