Impact of Ultra Thin Oxide Breakdown on Circuits

CMOS scaling with SiO2 or oxynitride gate dielectrics for advanced high-performance logic and memory has reached a point where one or several oxide breakdown (BD) events are expected over the life of a chip. [1,2] Previous oxide reliability projections were based on the assumption that a single breakdown (soft or hard) on a chip would cause circuit failure, which is no longer believed to be correct. For accurate reliability projections it is necessary to better understand the nature of the BD event and the effect of BD on circuits.

By: James H. Stathis

Published in: RC23569 in 2005


This Research Report is available. This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g., payment of royalties). I have read and understand this notice and am a member of the scientific community outside or inside of IBM seeking a single copy only.


Questions about this service can be mailed to .