Toward a Systematic-Variation Aware Timing Methodology

Variability of circuit performance is becoming a very important issue for ultra-deep sub-micron technology. Gate length variation has the most direct impact on circuit performance. Since many factors contribute to the variability of gate length, recent studies have modeled the variability using Gaussian distribution. In reality, the through-pitch and through-focus variation of gate length are systematic. In this paper, we propose a timing methodology which takes these systematic variations into account and we show that such approach can reduce the timing uncertainty by up to 40%.

By: Puneet Gupta, Fook-Luen Heng

Published in: RC23017 in 2003


This Research Report is available. This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g., payment of royalties). I have read and understand this notice and am a member of the scientific community outside or inside of IBM seeking a single copy only.


Questions about this service can be mailed to .