An Overview of Pb-free, Flip-Chip Wafer Bumping Technologies

To meet the European Union Restriction of Hazardous Substances (RoHS) requirements and the continuing demand for lower costs, finer pitch and high reliability flip chip packaging structures, considerable work is going on in electronic industry to develop Pb-free solutions for flip chip technology. In this paper, various solder bumping technologies developed for flip-chip applications are reviewed with an emphasis on a new wafer bumping technology called C4NP (Controlled-Collapse-Chip-Connect New Process). Several inherent advantages of C4NP technology are discussed over other technologies. This paper will also discuss the recent development and implementation of Pb-free C4 interconnections for 300 mm wafers demonstrated at IBM. In addition, some metallurgical issues associated with C4NP technology are discussed.

By: Sung K. Kang; Peter Gruber; Da-Yuan Shih

Published in: RC24582 in 2008

LIMITED DISTRIBUTION NOTICE:

This Research Report is available. This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g., payment of royalties). I have read and understand this notice and am a member of the scientific community outside or inside of IBM seeking a single copy only.

rc24582.pdf

Questions about this service can be mailed to reports@us.ibm.com .