A High Performance 2ns Cycle Time Register File With Self Resetting CMOS Circuits

By: R. V. Joshi, W. Hwang, W. Henkels, M. Immediato, D. Heidel

Published in: RC20934 in 1997

This Research Report is not available electronically. Please request a copy from the contact listed below. IBM employees should contact ITIRC for a copy.

Questions about this service can be mailed to reports@us.ibm.com .