Gate Maker: A Transistor to Gate Level Model Extractor for Simulation, Automatic Test Pattern Generation and Verification

No Abstract Available.

By: Sandip Kundu

Published in: RC20830 in 1997

This Research Report is not available electronically. Please request a copy from the contact listed below. IBM employees should contact ITIRC for a copy.

Questions about this service can be mailed to .