This document describes the ForestaPC User Instruction Set Architecture. It covers the base instruction set and related facilities available to the application programmer. This architecture is tailored for extensive exploitation of instruction-level parallelism (ILP) in programs, that is, for executing many basic (primitive) instructions at a time. ForestaPC is a scalable-VLIW architecture, which also allows implementations exploiting limited instruction-level parallelism.
By: Jaime H. Moreno, Kemal Ebcioglu, Mayan Moudgill and Dave Luick
Published in: RC20733 in
LIMITED DISTRIBUTION NOTICE:
This Research Report is available. This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g., payment of royalties). I have read and understand this notice and am a member of the scientific community outside or inside of IBM seeking a single copy only.
Questions about this service can be mailed to reports@us.ibm.com .