Scalable Protocol Engine for High-Bandwidth Communications

        In this paper, we examine the criteria of designing a protocol engine for high-bandwidth communications, and derive the location of the boundary between dedicated hardware and a generic general-purpose processor as a function of the required performance. The design and implementation of a Fibre Channel protocol engine using both customized CMOS and embedded processors is used as an example to illustrate these design considerations.

By: Christos J. Georgiou and Chung-Sheng Li

Published in: RC20630 in 1996


This Research Report is available. This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g., payment of royalties). I have read and understand this notice and am a member of the scientific community outside or inside of IBM seeking a single copy only.


Questions about this service can be mailed to .