Analysis of a Single-Electron Decimal Adder

        In the Letter a decimal adder using single electron transistors as building block is presented. The design is described and the equivalent circuit is extracted, from which the DC performance of the adder is derived. This simple analytical approach is found to be in good agreement with numerical simulation. A detailed sensitivity analysis is performed where the effects of temperature, capacitance and conductance variations are analyzed and the attendant change in device performance is described.

By: Hossam Fahmy (Cairo Univ., Egypt) and K. Ismail

Published in: RC20550 in 1996

This Research Report is not available electronically. Please request a copy from the contact listed below. IBM employees should contact ITIRC for a copy.

Questions about this service can be mailed to .