In the deep submicron manufacturing (DSM) era, lithography/yield and noise are critical issues to be considered. Optical Proximity Correction (OPC) is becoming a key compensate technique for the light diffraction effect in lithography. Both OPC effect and the capacitive crosstalk on some wire segments can only be analyzed post routing in late design stage or post-silicon stepping design change. ECO (Engineering Change Orders) is used in late design stage to fix violations that exceed the given OPC and crosstalk thresholds derived from analysis. These violations must be corrected in order to guarantee performance and yield. In this paper, we propose the first ECO routing algorithm which eliminates both OPC and crosstalk violations for wires. At the same time, the ECO routing obeys the given constraints so as to keep the new routing solution close to the existing one to preserve design timing and layout convergence.
By: Hua Xiang; Li-Da Huang; Kai-Yuan Chao; Martin D. F. Wong
Published in: RC23615 in 2005
LIMITED DISTRIBUTION NOTICE:
This Research Report is available. This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g., payment of royalties). I have read and understand this notice and am a member of the scientific community outside or inside of IBM seeking a single copy only.
Questions about this service can be mailed to reports@us.ibm.com .