The 8B/10B Encoder and Decoder circuit designs presented here attempt to deliver the best possible speed and exploit the characteristics of the standard cell library for the IBM CMOS-7S or similar technology (Ref. 4) to the fullest. An implementation with both a single CoDec circuit and for parallel circuits is shown.
By: Albert X. Widmer
Published in: RC23408 in 2004
LIMITED DISTRIBUTION NOTICE:
This Research Report is available. This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g., payment of royalties). I have read and understand this notice and am a member of the scientific community outside or inside of IBM seeking a single copy only.
Questions about this service can be mailed to reports@us.ibm.com .