Electrodes and Barriers for DRAM and FERAM: Processing, Integration, and Fundamentals

Materials requirements for electrodes and barriers in high density dynamic random access memory (DRAM) and ferroelectric random access memory (FERAM) are reviewed, and some approaches to barrier materials and device geometries are described. Electrode/barrier topics covered in more detail include Pt reactivity with Si-containing barriers and dielectric overlayers, the application of a Bragg-Brentano x-ray diffraction technique to quantitatively probe Pt and Ir electrode morphology and thickness changes during ferroelectric processing, the stability of metal oxide electrode materials in reducing ambients, electrode patterning techniques (including Pt electroplating), and electrical properties of 3-D capacitors in 256k arrays as a function of top electrode annealing treatments.

By: K. L. Saenger, P. C. Andricacos, S. D. Athavale, J. D. Baniecki, C. Cabral Jr. G. Costrini, K. T. Kwierniak, R. B. Laibowitz, J. J. Lian, Y. Limb, D.A. Neumayer, M. L. Wise

Published in: Materials Research Society Symposium Proceedings, Warrendale, PA, , Materials Research Society. , vol.655, p.CC2.1.1-11 in 2001

Please obtain a copy of this paper from your local library. IBM cannot distribute this paper externally.

Questions about this service can be mailed to reports@us.ibm.com .