RC21505(97014)15JUN1999

ComputerScience/Mathematics

Research Report

Noise Considerations in Circuit Optimization

Chandu Visweswariah, Ruud A. Haring, Andrew R. Conn
IBM T. J. Watosn Research Center
P. O. Box 218
Yorktown Heights, NY 10598

Research Division
Almaden - Austin - Beijing - Haifa - T. J. Watson - Tokyo - Zurich

Noise Considerations in Circuit Optimization

Chandu Visweswariah[1] Ruud A. Haring[1] Andrew R. Conn

Author 1 Chandu Visweswariah
IBM Thomas J. Watson Research Center
Computer Architecture and Design Automation Department
Route 134 and Taconic, Room 33-156
Yorktown Heights, NY 10598
E-mail address: *chandu@watson.ibm.com*
'Phone: (914)945-3124
FAX: (914)945-4469

Author 2 Ruud A. Haring
IBM Thomas J. Watson Research Center
Integrated System Design Department
Route 134 and Taconic, Room 21-223
Yorktown Heights, NY 10598
E-mail address: *ruud@us.ibm.com*
'Phone: (914)945-2856
FAX: (914)945-3623

Author 3 Andrew R. Conn
Numerical Analysis Department
IBM Thomas J. Watson Research Center
Route 134 and Taconic, Room 33-206
Yorktown Heights, NY 10598
E-mail address: *arconn@watson.ibm.com*
'Phone: (914)945-1589
FAX: (914)945-3434

[1] Senior Members of the IEEE

Noise Considerations in Circuit Optimization

Chandu Visweswariah Ruud A. Haring Andrew R. Conn

IBM Thomas J. Watson Research Center, Yorktown Heights, NY 10598

Abstract

Noise can cause digital circuits to switch incorrectly and thus produce spurious results. It can also have adverse power, timing and reliability effects. Dynamic logic is particularly susceptible to charge-sharing and coupling noise. Thus the design and optimization of a circuit should take noise considerations into account. Such considerations are typically stated as semi-infinite constraints in the time-domain. Semi-infinite problems are generally harder to solve than standard nonlinear optimization problems. Moreover, the number of signals to be checked and the number of sub-intervals of time during which the checking must be performed can potentially be very large. Thus, the practical and realistic incorporation of noise constraints during circuit optimization is a hitherto unsolved problem.

This paper describes a novel method for incorporating noise considerations during automatic circuit optimization. Semi-infinite constraints representing noise considerations are first converted to ordinary equality constraints involving time integrals, which are readily computed in the context of circuit optimization based on time-domain simulation. The gradients of these integrals are computed by the adjoint method. By using an augmented Lagrangian optimization merit function, the adjoint method is applied to compute all the necessary gradients required for optimization in a single adjoint analysis, no matter how many noise measurements are considered and irrespective of the dimensionality of the problem. The technique is applicable in both dynamic and static circuit optimization contexts. Numerical results are presented in the dynamic case.

Index terms: noise, circuit optimization, adjoint sensitivities, semi-infinite programming, transistor sizing.

1 Introduction

In the context of digital circuits, noise is defined as any deviation of a signal from its stable value in those subintervals of time when it should otherwise be stable [1]. Noise in digital circuits can be attributed to several sources such as leakage noise, charge-sharing noise, crosstalk noise and power supply noise. Rigorous noise analysis and noise considerations during design are becoming increasingly important. The following trends in modern digital integrated circuit design accentuate the need for careful and detailed consideration of noise during circuit design and optimization:

- Supply voltages are being lowered, leading to smaller margins for noise.
- Transistor threshold voltages are being lowered, leading to higher levels of leakage noise.
- Circuits are being packed closer together, leading to increased coupling and cross-talk noise.
- Signals have faster rise and fall times, leading to more power supply noise.
- The increased use of dynamic circuitry for performance reasons worsens the susceptibility to noise problems. Charge-sharing noise problems are often avoided by appropriate sizing of transistors.

When a circuit is optimized, noise should be considered in addition to such criteria as delay, power and area. The mathematical expression of noise considerations in circuit optimization is in the form of a nonlinear semi-infinite problem [2, 3]. Moreover, the number of signals that must be checked for noise violations and the number of sub-intervals of time during which these checks must be performed are potentially very large. Hence the incorporation of noise considerations during circuit optimization is an arduous task and no practical solution exists in the literature.

This paper presents a method for efficiently incorporating noise considerations during circuit optimization based on time-domain simulation. The semi-infinite noise considerations are first mapped into equality constraints involving time integrals. The time integrals are computed during the simulation in the inner loop of the optimizer. The time integral form of the resulting equality constraint lends itself well to gradient computation by the adjoint method [4]. By exploiting the fact that the optimizer builds

a scalar merit function, all the gradients of the merit function are computed in a single adjoint analysis [5, 6], thus rendering the procedure tractable. Prototype software to tune transistor and wire sizes while taking into account noise, delay, slew, power and area considerations has been developed. While the prototype implementation demonstrates dynamic (time-domain simulation based) circuit optimization, the techniques are shown to be equally applicable on a static timing basis.

The outline of the rest of the paper is as follows. Section 2 demonstrates the key idea by means of a simple example and the concept is generalized in Section 3. Implementation details are discussed in Section 4 and numerical results presented in Section 5. The potential for applying these techniques to circuit optimization on a static timing basis is considered in Section 6. Section 7 concludes the paper with some observations and avenues of future work.

2 Demonstration of the concept by means of an example

Fig. 1 shows a CMOS dynamic logical AND circuit susceptible to charge-sharing noise, and associated waveforms. The first-arriving active-low reset pulse on input R pre-charges the node *N1*, which in turn switches the output node *N2* to a low state. Assume that node *N3* is in a low state due to previous switching history. The subsequently incident active-high pulse on input A switches transistor *Q1* on. Since input B remains low, the nodes *N1* and *N2* are not supposed to switch logical state and the circuit should maintain its reset state.

However, since transistor *Q1* is on, charge-sharing occurs between nodes *N1* and *N3* until both nodes reach an equilibrium voltage. The equilibrium voltage, between the initially high state of node *N1* and the initially low state of node *N3*, is determined by the relative capacitances associated with these nodes. The resulting dip in voltage at node *N1* due to charge-sharing noise is schematically indicated in its waveform. Since node *N2* is low, the small stand-by transistor *QS* is on. It counteracts the voltage dip on node *N1* and eventually restores both nodes *N1* and node *N3* to the high state. It is imperative that the relative sizing of transistors prevents the dip from causing the output inverter *INV* to switch. To ensure that the inverter output is stable, the magnitude of the noise dip in the waveform on node *N1* needs to be



Figure 1: Dynamic circuit susceptible to charge-sharing noise and associated waveforms.

contained within the allowed noise margin of the inverter. This noise margin level is indicated as NM_H in Fig. 1.

For illustration purposes, assume that the optimization problem of interest for this circuit is to minimize the reset delay (R falling to $N2$ falling), while limiting the charge-sharing noise on $N1$ to within the inverter's noise margin. Assuming that the falling transition of R is fixed and that the variables of optimization x_i, $i = 1, 2, \ldots, 6$ are the widths of the six transistors in the figure (two being inside the inverter), the problem can be stated as

$$\begin{aligned} \min_{x} \quad & t_0(x) \\ \text{s.t.} \quad & v_{N1}(x,t) \geq NM_H \quad \forall t \in [t_1, t_2], \end{aligned} \tag{1}$$

where $t_0(x)$ is the 50% crossing point of the falling voltage transition on node $N2$ and v_{N1} is the voltage on node $N1$, which is a function of transistor widths and time.

Problem (1) describes a semi-infinite problem [2, 3], with time as the semi-infinite parameter. The inequality constraint in problem (1) must be satisfied at an infinite number of time points between t_1 and t_2. We reformulate problem (1) as

$$\begin{aligned} \min_{x} \quad & t_0(x) \\ \text{s.t.} \quad & c(x) = \int_{t_1}^{t_2} \max\{NM_H - v_{N1}(x,t), 0\} dt = 0 \end{aligned} \tag{2}$$

wherein the semi-infinite noise constraint of problem (1) has been transformed into an equality constraint involving the time integral $c(x)$. Note that the equality constraint is satisfied if and only if the semi-infinite constraint in problem (1) is satisfied[2]. The equality constraint relates to an inexact penalty

[2] Provided the waveform $v(x,t)$ is a continuously differentiable function of x and t.



Figure 2: Noise spike in a signal that should be stable.

function for the semi-infinite programming problem (see, for example, [7]).

Fig. 2 shows the waveform $v_{N1}(x,t)$, and $c(x)$ is indicated by the shaded area. The constraint in problem (1) is satisfied when this shaded area vanishes. Note that if we run a time-domain simulation of this circuit, $v_{N1}(x,t)$ is known for all time. Time, which is our semi-infinite parameter, is discretized during the simulation, thus making it easy to compute $c(x)$.

Referring to Fig. 2, we can write

$$\begin{aligned} c(x) &= \int_{t_1}^{t_2} \max\{NM_H - v_{N1}(x,t), 0\}dt \\ &= \int_{t_s}^{t_e} \{NM_H - v_{N1}(x,t)\}dt, \end{aligned} \tag{3}$$

where t_s and t_e are the start and end times of the unwanted signal deviation below the noise margin NM_H. Of course, it is possible that the signal crosses the noise margin multiple times, leading to multiple[3] "noise bumps." In such a case, $c(x)$ is computed as a summation of integrals. For purposes of illustration, this example assumes that there is a single noise bump. Thus, integrating the quantity $\{NM_H - v_{N1}(x,t)\}$ between t_s and t_e yields the required constraint.

In order to solve problem (2), we also need to provide the gradients of $c(x)$ to the optimizer. We note that $c(x)$ of (3) is differentiable. Thus we can write

$$\frac{\partial c(x)}{\partial x} = \frac{\partial}{\partial x}\left[\int_{t_s}^{t_e} \{NM_H - v_{N1}(x,t)\}dt\right]. \tag{4}$$

[3] Of course, for circuits, the number of crossings is finite

Note that t_e and t_s themselves are functions of the tunable parameters of the circuit, and hence will change from iteration to iteration of the optimization. Appealing to Leibniz's theorem for differentiation of an integral ([8] page 11), we obtain

$$\begin{aligned}\frac{\partial c(x)}{\partial x} &= \left[\int_{t_s}^{t_e} -\frac{\partial v_{N1}(x,t)}{\partial x}dt\right] \\ &- \left[\frac{\partial t_s}{\partial x}\left\{NM_H - v_{N1}(x,t)\right\}|_{t=t_s}\right] \\ &+ \left[\frac{\partial t_e}{\partial x}\left\{NM_H - v_{N1}(x,t)\right\}|_{t=t_e}\right]. \end{aligned} \tag{5}$$

Since the noise deviations at $t = t_e$ and $t = t_s$ are 0 by definition, the final result is

$$\frac{\partial c(x)}{\partial x} = \int_{t_s}^{t_e} -\frac{\partial v_{N1}(x,t)}{\partial x}dt. \tag{6}$$

In the special case when either $t_s = t_1$ or $t_e = t_2$, then the corresponding limit of the integration is not a function of x and the same result is trivially obtained. If there is no noise violation, $c(x)$ and its gradients are identically zero.

We observe that (6) requires us to compute the time integral of a voltage gradient, or equivalently the gradient of a time integral of a voltage. The integral form of (6) lends itself particularly well to adjoint computations. Transient sensitivities are computed in the adjoint method by expressing each sensitivity function as a convolution integral. A current source of value $-u(t - t_s) + u(t - t_e)$, where $u(t)$ is the unit-step function, applied to the measurement node during the adjoint analysis will allow us to obtain the gradients of $c(x)$ with respect to all the variables of the problem in a single appropriately configured [4, 9] adjoint analysis.

Thus we can efficiently compute both $c(x)$ and its gradients. However, in a practical situation, there may be a large number of signals to be checked for noise, and several sub-intervals of time during which the checking must be carried out. Thus the above computations may render the optimization too inefficient to be practical. However, if the optimization algorithm involves repeated minimization of a scalar merit function, we can directly compute the necessary gradients of the merit function rather than those of the individual measurements. For simplicity, suppose we have n noise constraints and the optimizer

formulates a Lagrangian merit function [10]

$$\Phi = f(x) + \sum_{i=1}^{n} \lambda_i c_i(x), \tag{7}$$

where $f(x)$ is an objective function to be minimized (e.g., delay, area or power), $c_i(x)$ are equality constraints and λ_i are the Lagrange multipliers or dual variables corresponding to the constraints. Then, instead of computing the gradients of $f(x)$ and each of the $c_i(x)$ separately, we can compute the gradients of Φ by applying the adjoint method of gradient computation [5, 6]. The required excitations of the adjoint computation will then be dependent on optimizer variables like the Lagrange multipliers, and scaled versions of these excitations will be *simultaneously* applied. The simulator and optimizer software must cooperate closely in order to apply this method to determine the gradients of Φ. In this manner, all the gradients of Φ can be computed in a *single* adjoint analysis, irrespective of the number of variables of the problem, the number of signals that must be checked for noise and the number of time sub-intervals during which the checking must be carried out!

The following section will expand this key idea to a general circuit optimization problem, with general equality and inequality constraints and possibly objective functions involving noise considerations.

3 Mathematical formulation

In the previous section, we considered the specific case of minimizing a circuit delay subject to a single noise constraint. In this section, we will formulate more general problems. First, consider the minimization of a specific noise measurement subject to multiple other equality and inequality constraints, including multiple noise constraints. The circuit optimization problem is mathematically stated as

$$
\begin{array}{lll}
\min\limits_{x} & \max\limits_{\forall t \in [t_{1_0}, t_{2_0}]} & \max\{v_0(x,t) - k_{2_0}, 0\} \\
\text{s.t.} & c_{e_i}(x) = 0, & i = 1, 2, \ldots, E \\
\text{s.t.} & c_{l_i}(x) \leq 0, & i = 1, 2, \ldots, L \\
\text{s.t.} & c_{g_i}(x) \geq 0, & i = 1, 2, \ldots, G \\
\text{s.t.} & k_{1_n} v_n(x,t) \leq k_{2_n} & \forall t \in [t_{1_n}, t_{2_n}], n = 1, 2, \ldots, N.
\end{array}
\tag{8}
$$

The variables of the problem are denoted by x. The quantity $\{v_0(x,t) - k_{2_0}\}$ is a noise function whose positive deviation from zero during $[t_{1_0}, t_{2_0}]$ we wish to minimize, c_e, c_l and c_g are E, L and G equality, less-than and greater-than constraints, respectively, expressed in terms of the circuit measurements. Each of N noise constraints has four constants associated with it, k_{1_n}, k_{2_n}, t_{1_n} and t_{2_n}. For a signal that should be at a stable logical low, typically $k_{1_n} = 1$ and $k_{2_n} = NM_L$. For a signal that should be at a stable logical high, typically $k_{1_n} = -1$ and $k_{2_n} = -NM_H$.

Problem (8) above is remapped to

$$
\begin{array}{ll}
\min\limits_{x,z} & z \\
\text{s.t.} & z \geq \max\{v_0(x,t) - k_{2_0}, 0\} \ \forall t \in [t_{1_0}, t_{2_0}] \\
\text{s.t.} & c_{e_i}(x) = 0, \ \ i = 1, 2, \ldots, E \\
\text{s.t.} & c_{l_i}(x) \leq 0, \ \ i = 1, 2, \ldots, L \\
\text{s.t.} & c_{g_i}(x) \geq 0, \ \ i = 1, 2, \ldots, G \\
\text{s.t.} & k_{1_n} v_n(x,t) \leq k_{2_n} \ \forall t \in [t_{1_n}, t_{2_n}], \ \ n = 1, 2, \ldots, N,
\end{array}
\tag{9}
$$

where z is an auxiliary ("minimax") variable. This problem is in turn reformulated as



Figure 3: Remapping of the objective function.

$$
\begin{aligned}
&\min_{x,z} \quad z \\
&\text{s.t.} \quad c_0(x,z) = \int_{t_{1_0}}^{t_{2_0}} \min[z - \max\{v_0(x,t) - k_{2_0}, 0\}, 0]dt = 0 \\
&\text{s.t.} \quad c_{e_i}(x) = 0, \;\; i = 1,2,\ldots,E \\
&\text{s.t.} \quad c_{l_i}(x) \leq 0, \;\; i = 1,2,\ldots,L \\
&\text{s.t.} \quad c_{g_i}(x) \geq 0, \;\; i = 1,2,\ldots,G \\
&\text{s.t.} \quad c_n(x) = \int_{t_{1_n}}^{t_{2_n}} \max\{k_{1_n} v_n(x,t) - k_{2_n}, 0\}dt = 0, \;\; n = 1,2,\ldots,N
\end{aligned}
\tag{10}
$$

and the problem is posed to the nonlinear optimization software as one effectively involving ordinary constraints. Fig. 3 shows the remapping of the objective function graphically. In the figure, the goal is to push z down as much as possible, while keeping the shaded area equal to zero. Thus at the solution, z must be *above* the curve, but as low as possible.

Problem (10) above can be rewritten in a simpler form with an additional simple bound on z as

$$
\begin{aligned}
&\min_{x,z} \quad z \\
&\text{s.t.} \quad z \geq 0
\end{aligned}
$$

$$
\begin{aligned}
&\text{s.t.} \quad c_0(x,z) = \int_{t_{1_0}}^{t_{2_0}} \min[z - v_0(x,t) + k_{2_0}, 0]dt = 0 \\
&\text{s.t.} \quad c_{e_i}(x) = 0, \;\; i = 1,2,\ldots,E \\
&\text{s.t.} \quad c_{l_i}(x) \leq 0, \;\; i = 1,2,\ldots,L \\
&\text{s.t.} \quad c_{g_i}(x) \geq 0, \;\; i = 1,2,\ldots,G \\
&\text{s.t.} \quad c_n(x) = \int_{t_{1_n}}^{t_{2_n}} \max\{k_{1_n} v_n(x,t) - k_{2_n}, 0\}dt = 0, \;\; n = 1,2,\ldots,N,
\end{aligned}
\tag{11}
$$

provided the optimizer guarantees that all iterates respect the additional simple bound.

The introduced variable z requires initialization, typically at a value that approximates the maximum of $\{v_0(x,t) - k_{2_0}, 0\}$ for the initial value x over the interval $[t_{1_0}, t_{2_0}]$. At each iteration of the optimization, the circuit being optimized is simulated in the time-domain to determine all the measurements of the system. Further, the waveforms $v_n(x,t), n = 0,1,\ldots,N$ are computed for the intervals of time $t_{1_n} \leq t \leq t_{2_n}$. In each such interval, the corresponding waveform is checked to determine the sub-intervals $t_{s_{n_j}} \leq t \leq t_{e_{n_j}}, j = 0,1,\ldots,J_n$ during which $z \leq \max\{v_0(x,t) - k_{2_0}, 0\}$ for $n = 0$, or $\{k_{1_n} v_n(x,t) - k_{2_n}\} \geq 0$ otherwise[4]. If the noise objective function or any of the noise constraints involves no such sub-intervals, then the corresponding c_n and its gradients are identically zero. If not, c_n for this iteration of the optimization may be written as

$$
c_0(x,z) = \sum_{j=1}^{J_0} \int_{t_{s_{0_j}}}^{t_{e_{0_j}}} \{z - v_0(x,t) + k_{2_0}\}dt, \tag{12}
$$

or

$$
c_n(x) = \sum_{j=1}^{J_n} \int_{t_{s_{n_j}}}^{t_{e_{n_j}}} \{k_{1_n} v_n(x,t) - k_{2_n}\}dt, \;\; n = 1,2,\ldots,N \tag{13}
$$

and thus easily computed since time is discretized during the time-domain simulation and the voltage waveforms are known. At this point, the original noise objective function from (8) has been mapped into

[4] We use the formulation of (11) and our optimization algorithm ensures that all iterates satisfy simple bounds, so $z \geq 0$.

a differentiable equality constraint (12) and an objective function comprising a newly introduced variable z. Each noise constraint in (8) has been mapped into a differentiable equality constraint (13).

The next step is to compute the gradients of the merit function of the optimizer. One way to do so is to compute the gradient of each of the objective functions and constraints. The gradients of the regular constraints (c_e, c_l and c_g) are computed by any applicable means. The gradients of the noise constraints of the reformulated problem, c_n, are written (defining $k_{1_0} = -1$) as

$$\frac{\partial c_n}{\partial x} = k_{1_n} \sum_{j=1}^{J_n} \int_{t_{s_{n_j}}}^{t_{e_{n_j}}} \frac{\partial v_n(x,t)}{\partial x} dt, \quad \text{for } n = 0, 1, \ldots, N \text{ and for all } x, \tag{14}$$

with $\frac{\partial c_0}{\partial z} = \sum_{j=1}^{J_0} (t_{e_{0_j}} - t_{s_{0_j}})$. Although $t_{s_{n_j}}$, $t_{e_{n_j}}$, z and J_n are functions of x and change from iteration to iteration, (14) above is valid since, for each sub-interval, in the case when $n = 0$

$$\text{either } v_0(x, t_{s_{0_j}}) - k_{2_0} - z = 0 \text{ or } t_{s_{0_j}} = t_{1_0} \tag{15}$$

and

$$\text{either } v_0(x, t_{e_{0_j}}) - k_{2_0} - z = 0 \text{ or } t_{e_{0_j}} = t_{2_0}, \tag{16}$$

or otherwise for $n > 0$

$$\text{either } k_{1_n} v_n(x, t_{s_{n_j}}) - k_{2_n} = 0 \text{ or } t_{s_{n_j}} = t_{1_n} \tag{17}$$

and

$$\text{either } k_{1_n} v_n(x, t_{e_{n_j}}) - k_{2_n} = 0 \text{ or } t_{e_{n_j}} = t_{2_n}. \tag{18}$$

Note that t_{1_n} and t_{2_n}, $n = 0, 1, \ldots, N$, are not functions of x.

Since the right hand side of (14) is a time integral of a voltage gradient, it is amenable to efficient computation by the adjoint method. The procedure involves attaching a zero-valued current source at each node that has a noise constraint during the nominal transient analysis. During the adjoint analysis,

an appropriately scaled pulse of current is applied through this current source in the sub-intervals of time $t_{s_{n_j}} \leq t \leq t_{e_{n_j}}, \quad j = 0, 1, \ldots, J_n$.

As mentioned in the previous section, the gradients of the merit function of the optimizer can be computed by means of a single adjoint analysis. In this situation, the $c_n(x)$ constraints are treated as ordinary equality constraints. At each iteration, $c_n(x)$ is expressed as a summation of time integrals (see (12) and (13)) and a single adjoint analysis is applied to obtain the gradients of the merit function of the optimizer by appropriate choices of adjoint excitations [4, 5, 6].

The theory can readily be extended to several special cases. In the case where the optimization merit function does not involve any semi-infinite component it can be dealt with directly [5, 6]. In addition, several variations on the objective functions are straightforward to accommodate by appropriate introduction of auxiliary variables and constraint definitions, as shown below.

Consider the problem of minimizing the deviation of a voltage in either direction from a pre-set target value during a period of time

$$\min_{x} \quad \max_{t \in T} \quad |v_0(x,t) - k_{2_0}|. \tag{19}$$

The above problem is remapped to

$$\min_{x,z} \quad z \tag{20}$$

$$\text{s.t.} \quad c(x,z) = \int_T \min\{z - |v_0(x,t) - k_{2_0}|, 0\} dt = 0.$$

Minimization of the peak value of a voltage over a time interval

$$\min_{x} \quad \max_{t \in T} \quad v_0(x,t) \tag{21}$$

is reformulated as

$$\begin{aligned} &\min_{x,z} \quad z \\ &\text{s.t.} \quad c(x,z) = \int_T \min\{z - v_0(x,t), 0\} dt = 0. \end{aligned} \tag{22}$$

Minimizing a noise spike on a signal that should otherwise be high can be stated as

$$\max_{x} \quad \min_{t \in T} \quad \min\{v_0(x,t) - k_{2_0}, 0\} \tag{23}$$

and then restated as

$$\begin{aligned} &\max_{x,z} \quad z \\ &\text{s.t.} \quad c(x,z) = \int_T \max[z - \min\{v_0(x,t) - k_{2_0}, 0\}, 0] dt = 0, \end{aligned} \tag{24}$$

or, with an additional simple bound on z as

$$\begin{aligned} &\max_{x,z} \quad z \\ &\text{s.t.} \quad c(x,z) = \int_T \max[z - v_0(x,t) + k_{2_0}, 0] dt = 0 \\ &\text{s.t.} \quad z \leq 0. \end{aligned} \tag{25}$$

Finally, maximizing the lowest voltage over a time interval (a problem analogous to (21))

$$\max_{x} \quad \min_{t \in T} \quad v_0(x,t) \tag{26}$$

is remapped to

$$\begin{aligned} &\max_{x,z} \quad z \\ &\text{s.t.} \quad c(x,z) = \int_T \max\{z - v_0(x,t), 0\} dt = 0. \end{aligned} \tag{27}$$

Thus several variations on the statement of the problem can be readily accommodated. In summary, the method of incorporating noise considerations in circuit optimization described in this section applies to any number of noise constraints and objective functions and any number of unwanted signal deviations during the time period of each noise consideration. Further, the computation of gradients by means of a single adjoint analysis can be applied irrespective of the number of measurements, the number of ordinary constraints, the number of noise constraints and the number of objective functions. Further, the concept can be applied to any differentiable merit function such as penalty or barrier merit functions (referred to as interior and exterior techniques in [11]).

4 Implementation

The method proposed in this paper was implemented in the JiffyTune circuit optimization framework [12, 5, 6]. This section presents a short description of JiffyTune and then mentions some salient points of the implementation of noise-aware circuit optimization. JiffyTune optimizes circuits by adjusting transistor and wire sizes. Delay, slew, power, area, loading and noise considerations are presently supported. JiffyTune allows flexible definition of objective functions and constraints. Further, minimax optimization is supported and is typically used to minimize the worst of several path delays. The minimax capability can now also be used to minimize the worst of several noise violations. JiffyTune uses the general-purpose nonlinear optimization package LANCELOT [13, 14, 15] and fast simulation [16] and adjoint gradient computation [9, 17] in SPECS. The adjoint Lagrangian method of gradient computation [5, 6] is used to

efficiently determine the gradients of the merit function of LANCELOT. Since the gradients of individual elements of the merit function are not available, specialized Hessian updates [5, 6] have been developed for use in the adjoint Lagrangian mode of JiffyTune, in order to exploit the sparsity structure of the problem.

Several special considerations were implemented to render the optimization efficient and to tailor it to circuit tuning. For example, each function evaluation involves circuit simulation and is therefore expensive, so it is advantageous to minimize the total number of function evaluations. At each iteration of the optimization, a *second step* [18] is computed in just the slack and minimax variables which reduces the merit function, but does not require re-simulation of the circuit. This "two-step updating" reduces the number of iterations and hence the CPU time required to optimize circuits. Second, specialized stopping criteria [12] have been developed to cope with numerical noise inherent in simulation-based function and gradient data. Third, several optimization choices like trust-region management, choice of preconditioner and initialization of Lagrange multipliers were made to enhance optimization efficiency.

JiffyTune includes a graphical user-interface in the Cadence schematic environment. The interface allows convenient specification of circuit optimization problems by pointing and clicking at the circuit schematic. Noise functions are specified by simply clicking on the noisy net and then indicating the noise margin, the logic level and in which cycle the noise must be constrained. The interface supports arbitrary ratioing of individual transistors. Further, "grouping" of similar instances is allowed so that these instances are tuned in unison and can share a layout. After optimization, the interface allows graphical and hierarchical visualization of tuning results right on the schematic.

JiffyTune has successfully been used to tune high-performance circuits of PowerPC and S/390 microprocessors. Circuits with over $10,000$ tunable transistors have been tuned in a few hours of CPU time. JiffyTune has also been helpful in understanding the tradeoffs inherent in circuit designs. JiffyTune has facilitated the design of library cells, especially pass-gate XORs. It has proved useful for circuit re-use in the case of changed requirements, changed loading conditions or remapping to a new technology. All the tuning criteria are stored as attributes of the schematic in order to facilitate design re-use.

In the optimization engine, noise considerations are implemented by first converting them to time-integral constrains. Zero-valued current sources are added at the noise measurement points. The integrals are evaluated on the fly during the nominal simulation in SPECS at each iteration of LANCELOT. Further, the crossing times ($t_{s_{n_j}}$ and $t_{e_{n_j}}$ of the previous section) are stored during the nominal simulation. Multiple noise excursions in the period of interest are supported. Special cases like the excursion having a non-zero value at the start or end of the time interval and handled. Before the adjoint simulation begins, the excitations to be applied on the auxiliary current sources are computed. These excitations are typically scaled and shifted unit-step functions, with the durations determined by the beginning and end times of the noise excursions. These are combined with excitations for measurements like power, delay and slew corresponding to other constraints and the objective function in the problem specification. The scaling for these excitations depends on optimization variables like the Lagrange multipliers, penalty parameter, and so on. All such excitations are applied simultaneously while simulating the adjoint circuit.

Convolution between the nominal and adjoint waveforms is carried out for each parameter to determine the required time-domain sensitivities. Extensive chain-ruling is employed to determine the gradient of the merit function with respect to all the ramifications of changing a parameter. For example, changing a transistor width changes the channel current, the intrinsic MOS parasitic capacitances and the associated diffusion capacitances. All these effects are combined to obtain the final gradient vector of the merit function with respect to all optimization variables. This vector is used by LANCELOT to compute the next Hessian approximation and the next step of the optimization. The procedure is repeated until convergence is obtained.

5 Results

The circuit in Fig. 1 was optimized to minimize the worst-case delay from the data inputs to the output, while constraining the area (as modeled by the sum of the tunable transistor widths) and ensuring that the intermediate node *N1* conformed to tight noise constraints. JiffyTune solved the problem in 9 optimization iterations. Snapshots of the waveform on node *N1* at the start, middle and end of the optimization are



Figure 4: Reduction of noise during iterations of the optimization.

shown in Fig. 4. The horizontal line in the figure shows the noise margin NM_H specified. As the optimizer progresses, devices are sized to make the noise violation smaller, until eventually the voltage is entirely above NM_H during the specified time period.

In a separate set of experiments, JiffyTune was used to study the delay vs. noise tradeoff in a dynamic AND gate. The circuit of Fig. 1 was tuned in a realistic circuit environment to minimize the switching delay from the data input A to the output, with a noise constraint on node $N1$ and a 200 ps constraint on the delay from the reset signal falling to the output node falling. The P to N ratio of the output inverter was constrained to be no larger than 4 to maintain balance between the rise and fall times of $N2$. The widths of $Q1$ and $Q2$ were constrained to be equal. The required noise margin ($V_{dd} - NM_H$) on $N1$ was varied from 50 mV to 300 mV and a series of circuit optimization runs was performed. Fig. 5 shows the results of this experiment. The solid line shows the variation of delay (including one inverter stage through which the input signals are fed) with noise margin and the ratio of the width of $Q1$ to that of the stand-by transistor QS is shown with a dotted line. As the noise margin is loosened, the optimal delay of the gate improves and the N/P ratio gets larger since QS can be made smaller to meet a less stringent noise criterion. At a noise margin of about 250 mV, the best possible delay is obtained, and the



Figure 5: Delay vs. noise tradeoff for a dynamic AND gate.

ideal N/P ratio is in the neighborhood of 5.5. Beyond that, the PFET QS is at its minimum width and no further improvement in delay is possible under the present constraints, since noise is no longer the limiting factor. In this manner, JiffyTune can be used to study tradeoffs between delay and noise (and of course, area and power) during library design of dynamic cells.

To test the efficiency of incorporating a large number of noise constraints, the following experiment was carried out. A dynamic logic "branch-scan" circuit with 144 MOSFETs was configured for optimization with 36 delay measurements, each of which is treated as a sensitivity function. The number of tunable transistors was varied from 1 to 104, and the number of noise functions on several signals during multiple sub-intervals of the simulation was varied from 1 to 459. For each such combination, simulation and gradient computation were carried out. The gradient computation was in "adjoint Lagrangian" mode [5, 6] using a single adjoint analysis. In each run, the run time overhead for gradient computation over nominal transient simulation was determined. Fig. 6 plots this overhead as a percentage, as a function of the number of noise functions (over and above the 36 delay functions) and the number of tunable transistors. The noisy nature of the data in Fig. 6 is due to the granularity of CPU time measurements. As can be seen from the figure, the overhead changes from 3% to 18% as the number of parameters is



Figure 6: Growth of CPU time with the number of parameters and noise functions.

increased from 1 to 104. For each new parameter, an additional convolution must be carried out between the waveforms of the nominal and adjoint circuits. The larger number of convolutions accounts for the increase in overhead with the number of parameters. However, even with 104 parameters, the overhead is a modest 18% over the nominal transient simulation. More importantly, the increase in CPU time with additional noise functions is negligible since a single adjoint analysis is conducted irrespective of the number of such functions! Thus a large number of noise considerations can be incorporated with a very small impact on run time.

6 Application to static optimization

Dynamic circuit optimization, based on time-domain simulation of the underlying circuit, is very useful for detailed and accurate optimization of custom circuits and library cells. It has been applied to several datapath macros of high-performance microprocessors. However, it suffers from some drawbacks. The optimization problem must be carefully specified. Input patterns or vectors are necessary to run the

simulation and critical paths must be identified by the user. Only those paths that are identified and sensitized are optimized.

Static circuit optimization [19], on the other hand, is based on static timing analysis. The formulation of the static circuit optimization problem [20, 21] inherently takes into account all paths through the logic (possibly including false paths). This formulation relieves the user of the burden of specifying either input patterns or identifying path delays to be optimized. Therefore the optimization becomes applicable to random logic and control circuits, too. In the context of custom circuits, the core of the static timing analysis and static optimization is time-domain simulation of each channel-connected component (CCC), or set of source-drain connected transistors.

Using the reformulation of noise constraints presented in this paper, noise considerations can be readily incorporated in static circuit optimization. Just as each CCC is configured and simulated to propagate the worst-case delay from each input pin to each output, each CCC is also configured to simulate the worst-case noise scenario [1]. Before the optimization begins, the usual constraints (such as arrival time, slew, slew limits, input loading, β ratio (ratio of PFET width to NFET width) and area constraints) are augmented with noise constraints. The noise constraints are remapped to integral equality constraints as explained in Section 3. At every iteration of the optimization, each CCC is simulated once for timing criteria and once for noise criteria. Gradients are computed as in the case of dynamic optimization. Thus simultaneous optimization for performance and noise can be carried out in a formal optimization framework.

The extension to tuning of wire widths and simultaneous tuning of wires and transistors is straightforward on both a static and dynamic basis. Further, electromigration concerns can also be expressed as semi-infinite problems; the instantaneous current through a circuit element over a period of time is constrained not to exceed a threshold value. Remapping such a constraint to an integral equality constraint is straightforward. The corresponding adjoint excitation will be a unit step voltage source across the device whose peak current must be constrained.

At a fundamental level, the remapping of noise considerations as presented in this paper makes the

measurement of noise and the computation of gradients thereof feasible and efficient. Thus noise considerations can easily be incorporated in several contexts, particularly when the underlying procedure already includes time-domain simulation.

7 Conclusions and future work

Noise considerations are an increasingly important part of integrated circuit design. Ideally, automatic optimization of circuits should take into account noise objective functions and noise constraints. Since such considerations give rise to semi-infinite problems, they are hard to incorporate during circuit optimization. In this paper, we presented a method to remap these noise considerations to time-integral equality constraints. The problem then becomes amenable to solution by a standard nonlinear optimizer, provided gradients can be computed. Using the adjoint method to compute the gradients of the optimizer's overall scalar merit function, it was shown that all the required gradients can be computed during a single adjoint analysis of the underlying circuit, thus rendering the process feasible and practical. The method is applicable to different types of noise, general circuitry and a general choice of merit function.

The usefulness of accommodating noise considerations in circuit optimization was demonstrated in a prototype implementation of a dynamic optimizer called JiffyTune. Several large digital custom circuits of high-performance microprocessors have been optimized with JiffyTune. JiffyTune allows performance versus noise tradeoff analyses.

In modern design, transistor-level timing analysis and static circuit optimization rely on time-domain circuit simulation of individual channel-connected components at the transistor-level. The method of incorporating noise considerations presented in this paper can therefore be equally well applied to circuit optimization based on static timing analysis. Thus the methods in this paper are broadly applicable; they can be applied to optimally size large circuits to avoid noise problems, to understand tradeoffs in the design of library cells, to optimally space wires to avoid coupling noise and in package design. Noise measures such as the "noise stability" criterion of [1] can be appropriately translated into semi-infinite constraints and are then amenable to the methods described in this paper. Electromigration constraints

that limit peak current density can also be incorporated by the methods described in this paper.

The generation of the list of noise constraints and worst-case conditions thereof for dynamic optimization of a large circuit can be a tedious job. Automation of the specification of noise considerations during circuit optimization by methods such as those presented in [1] would make the noise-aware optimization capability easier to use and conducive to productive design.

8 Acknowledgments

We would like to thank David Ling for help with the gradient derivations and Chai Wah Wu for his work on implementation of the adjoint Lagrangian mode in JiffyTune. We are grateful to Chagarn Whan and Abe Elfadel for assistance with several of the plots in this paper. Prabhakar Kudva, Ali Sadigh, Chagarn Whan, Phillip Restle, Abe Elfadel and Indraneel Das provided useful comments on early versions of the manuscript.

References

[1] K. L. Shepard and V. Narayanan, "Noise in deep submicron digital design," *IEEE International Conference on Computer-Aided Design*, pp. 524–531, November 1996.

[2] R. Hettich, *Semi-infinite programming.* No. 15 in Lecture notes in Control and Information Sciences, Springer Verlag, 1979.

[3] R. Hettich and K. O. Kortanek, "Semi-infinite programming: theory, methods, and applications," *SIAM Review*, vol. 35, pp. 380–429, September 1993.

[4] S. W. Director and R. A. Rohrer, "The generalized adjoint network and network sensitivities," *IEEE Transactions on Circuit Theory*, vol. CT-16, pp. 318–323, August 1969.

[5] A. R. Conn, R. A. Haring, C. Visweswariah, and C. W. Wu, "Circuit optimization via adjoint Lagrangians," *IEEE International Conference on Computer-Aided Design*, pp. 281–288, November 1997.

[6] A. R. Conn, P. K. Coulman, R. A. Haring, G. L. Morrill, C. Visweswariah, and C. W. Wu, "JiffyTune: circuit optimization using time-domain sensitivities," *IEEE Transactions on Computer-Aided Design of ICs and Systems*, vol. 17, pp. 1292–1309, December 1998.

[7] A. R. Conn and N. I. M. Gould, "An exact penalty function for semi-infinite programming," *Mathematical Programming*, vol. 37, no. 1, pp. 19–40, 1987.

[8] M. Abramowitz and I. A. Stegun, *Handbook of mathematical functions.* New York: Dover Publications, Inc., 1972.

[9] P. Feldmann, T. V. Nguyen, S. W. Director, and R. A. Rohrer, "Sensitivity computation in piecewise approximate circuit simulation," *IEEE Transactions on Computer-Aided Design of ICs and Systems*, vol. 10, pp. 171–183, February 1991.

[10] P. E. Gill, W. Murray, and M. H. Wright, *Practical optimization.* London and New York: Academic Press, 1981.

[11] A. V. Fiacco and G. P. McCormick, *Nonlinear programming: sequential unconstrained minimization techniques.* New York: John Wiley and Sons, 1968. Reprinted as *Classics in applied mathematics 4*, SIAM, 1990.

[12] A. R. Conn, P. K. Coulman, R. A. Haring, G. L. Morrill, and C. Visweswariah, "Optimization of custom MOS circuits by transistor sizing," *IEEE International Conference on Computer-Aided Design*, pp. 174–180, November 1996.

[13] A. R. Conn, N. I. M. Gould, and Ph. L. Toint, "Global convergence of a class of trust region algorithms for optimization with simple bounds," *SIAM Journal on Numerical Analysis*, vol. 25, pp. 433–460, 1988. See also same journal, pp. 764–767, volume 26, 1989.

[14] A. R. Conn, N. I. M. Gould, and Ph. L. Toint, "A globally convergent augmented Lagrangian algorithm for optimization with general constraints and simple bounds," *SIAM Journal on Numerical Analysis*, vol. 28, no. 2, pp. 545–572, 1991.

[15] A. R. Conn, N. I. M. Gould, and Ph. L. Toint, *LANCELOT: A Fortran Package for Large-Scale Nonlinear Optimization (Release A)*. Springer Verlag, 1992.

[16] C. Visweswariah and R. A. Rohrer, "Piecewise approximate circuit simulation," *IEEE Transactions on Computer-Aided Design of ICs and Systems*, vol. 10, pp. 861–870, July 1991.

[17] T. V. Nguyen, "Transient sensitivity computation and applications," Tech. Rep. CMUCAD-91-40, Carnegie Mellon University, Pittsburgh, PA, 1991.

[18] A. R. Conn, L. N. Vicente, and C. Visweswariah, "Two-step algorithms for nonlinear optimization with structured applications," *SIAM Journal on Optimization*, 1999. To appear.

[19] C. Visweswariah, "Optimization techniques for high-performance digital circuits," *IEEE International Conference on Computer-Aided Design*, pp. 198–205, November 1997.

[20] C.-P. Chen, C. C. N. Chu, and D. F. Wong, "Fast and exact simultaneous gate and wire sizing by Lagrangian Relaxation," *IEEE International Conference on Computer-Aided Design*, pp. 617–624, November 1998.

[21] A. R. Conn, I. M. Elfadel, W. W. Molzen, Jr., P. R. O'Brien, P. N. Strenski, C. Visweswariah, and C. B. Whan, "Gradient-based optimization of custom circuits using a static-timing formulation," *Proc. 1999 Design Automation Conference*, June 1999. Accepted for publication.