# **IBM Research Report**

## Enhanced mobility with an Al2O3 gate dielectric grown by MOCVD

## Alessandro C. Callegari, Sufi Zafar, Deborah Neumayer, Douglas A. Buchanan, IBM Research Division Thomas J. Watson Research Center P.O. Box 218 Yorktown Heights, NY 10598

### Paul Jamison, Mike Gribelyuk

IBM, General Technology Division East Fishkill, Route 52, Hopewell Junction, New York 12533



Research Division Almaden - Austin - Beijing - Delhi - Haifa - India - T. J. Watson - Tokyo - Zurich

LIMITED DISTRIBUTION NOTICE: This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g., payment of royalties). Copies may be requested from IBM T. J. Watson Research Center , P. O. Box 218, Yorktown Heights, NY 10598 USA (email: reports@us.ibm.com). Some reports are available on the internet at <a href="http://domino.watson.ibm.com/library/CyberDig.nsf/home">http://domino.watson.ibm.com/library/CyberDig.nsf/home</a>.

#### Enhanced mobility with an Al<sub>2</sub>O<sub>3</sub> gate dielectric grown by MOCVD

A. Callegari, S. Zafar, D. Neumayer, and D. A. Buchanan IBM, Thomas J. Watson Research Center, P.O. Box 218, Yorktown Heights, New York, 10598

P. Jamison and M. Gribelyuk

IBM, General Technology Division, East Fishkill, Route 52, Hopewell Junction, New York 12533

Aluminum oxide films deposited by metal organic chemical vapor deposition (MOCVD) were investigated as a possible high K dielectric for SiO<sub>2</sub> gate replacement in metal-oxide -semiconductor (MOS) devices. The best electrical performance for these devices was achieved when the thin oxide interlayer (<  $10\mathring{A}$ ) on the Si substrate and the Al<sub>2</sub>O<sub>3</sub> film were grown in-situ. Electrical measurements on self-aligned poly Si n-FETs show peak mobilities of about 140 cm<sup>2</sup>/V-s which are significantly higher (2x) than those reported in previous work<sup>(1)</sup>. This improvement in mobility is attributed to reduced trapped charge in the gate stack. This charge reduction was also confirmed by capacitance-voltage measurements which shows the hysteric behavior to be reduced. This result is significant because it shows that growth methods have an impact on reducing charge trapping.

Aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) has been proposed as gate dielectric<sup>(1,2,3)</sup> material to replace SiO<sub>2</sub> in MOS devices. Al<sub>2</sub>O<sub>3</sub> has a dielectric constant K~10 which is about 2.5 times that of SiO<sub>2</sub>. These Al<sub>2</sub>O<sub>3</sub> films show lower leakage currents, and appear to withstand the high temperature annealing necessary for self-aligned CMOS processing<sup>(1,2)</sup>. However, self-aligned n-FETs using a poly- -Si/Al<sub>2</sub>O<sub>3</sub>/Si gate stack have been shown to have reduced performance when compared to SiO<sub>2</sub><sup>(1,2,3)</sup>. Electron channel peak mobilities were found to be as high as a factor 5 lower than is typically found with an SiO<sub>2</sub> gate stack<sup>(1)</sup>. In this case, the Al<sub>2</sub>O<sub>3</sub> films were deposited by atomic layer deposition (ALD) at temperatures T~ 250-300 °C on a thin (<10  $\mathring{A}$ ) SiO<sub>2</sub> interlayer.

In this letter, a different approach is used. The  $Al_2O_3$  films were deposited by metal organic chemical vapor deposition (MOCVD) on a thin SiO<sub>2</sub> interfacial layer grown by rapid thermal oxidation (RTO). Aluminum isopropoxide was used as a precursor during the MOCVD process<sup>(4)</sup>. The RTO/Al<sub>2</sub>O<sub>3</sub> deposition sequence was performed in situ. By using this in-situ process sequence, electron peak mobilities were found to increase by a factor 2 when compared with an ALD/RTO or a MOCVD process which was done ex-situ.

This increase in peak mobility may be correlated to the high frequency CV measurement which showed reduced charge trapping when compared to previous processes. This is a significant result since it implies that the trapped charged in the  $Al_2O_3/RTO/Si$  stack can be reduced by controlling the process sequence.

Using a conventional self-aligned poly Si process n-FETs were fabricated. The source/drain implant anneal was done by rapid thermal annealing (RTA) at 1000 °C. In general, device integration was similar to the one reported by Buchanan et. al.<sup>(1)</sup> but here the  $Al_2O_3$  was deposited by MOCVD. The RTO and  $Al_2O_3$  growth sequence was carried out in-situ.  $Al_2O_3$  deposition rates were about 3A/min.



Fig. 1 High resolution TEM of the poly Si/RTO/Al2O3 gate stack.

High resolution transmission electron micrscopy (TEM) at 200kV was used to analyze the interfacial microstructure of Al<sub>2</sub>O<sub>3</sub> gate stack. The lattice image in Fig. 1 was taken along [110] zone axis of Si. The dark spots in the image correspond to dumbbells of Si atoms in (110) projection. Figure 1 also shows a thickness of ~  $25\text{\AA}$  for the RTO/Al<sub>2</sub>O<sub>3</sub> layer which appears uniform along Si surface. The RTO and Al<sub>2</sub>O<sub>3</sub> layers can not be resolved in the image due to the fact that both materials have similar electron scattering factors limiting the contrast.



Fig. 2 High frequency CV of  $50x50 \ \mu\text{m}^2$  n-FETs. (a) RTO and Al<sub>2</sub>O<sub>3</sub> grown in-situ, (b) RTO and Al<sub>2</sub>O<sub>3</sub> grown ex-situ (5 min deposition), (c) same as (b) but 3 min Al<sub>2</sub>O<sub>3</sub> deposition.

The 100KHz high- frequency capacitance-voltage (CV) characteristics of 50x50  $\mu$ m<sup>2</sup> FETs for different gate stack processes are shown in Fig. 2. Curve (a) is the standard process where the RTO and the MOCVD Al<sub>2</sub>O<sub>3</sub> are grown ex-situ. Note that a large hysterisis, of ~ 70mV, is present on both the accumulation and the inversion side. This large hysterisis is also found in FETs fabricated using ALD Al<sub>2</sub>O<sub>3</sub><sup>(1)</sup>.

On the contrary, when the RTO and MOCVD  $Al_2O_3$  stack was grown in-situ, the high frequency CV shows a much reduced hysterisis of ~5mV on the inversion side and 12mV on the accumulation side (curve (b) and (c)). The devices were driven to a high voltage to induce charge in the oxide, From the accumulation side an equivalent oxide thickness  $Tqm\sim 13\mathring{A}$  was obtained by using a quantum mechanical simulator reported in Ref. 5.

Deposition time for curve (b) was 5 min which should yield an Al<sub>2</sub>O<sub>3</sub> thickness of about  $15\mathring{A}$ . Curve (c) shows that by decreasing the Al<sub>2</sub>O<sub>3</sub> thickness to  $9\mathring{A}$  using a 3 min deposition time there is no reduction in *Tqm* or *Tinv*. On the inversion side a significant poly depletion is seen which is more pronounced for the thinner film. Using a classical approximation, inversion thickness are found to be *Tinv*- $26\mathring{A}$ for curve (b) and  $-29\mathring{A}$  for curve (c). It appears that the poly/Al<sub>2</sub>O<sub>3</sub> interface is still key for obtaining lower *Tinv*. By modifing the poly silicon deposition process, a more stable interface may be achieved which could produce a lower *Tinv*<sup>(6)</sup>.

Flat band voltages  $V_b \sim -0.6V$  for the Al<sub>2</sub>O<sub>3</sub> capacitors are also indicated in Fig. 2. For a polysilicon process flat band voltage shifts should be ~ -IV as shown by the SiO<sub>2</sub> control wafer. Since both the in-situ and ex-situ RTO/Al<sub>2</sub>O<sub>3</sub> processes give the same shift, it is likely that the poly interface may play a role in pinning the flat band voltage since the poly process was the same for both samples. This significant shift also is responsible for the large  $V_t$  shift of the FETs.

By plotting the drain current  $I_{ds}$  vs the gate voltage  $V_g$ , the threshold voltage was ~0.63V for the Al<sub>2</sub>O<sub>3</sub> and 0.21V for the SiO<sub>2</sub> FETs, respectively, as shown in Fig. 3b. This is consistent with the large shift (~ 400 mV) observed on high frequency characteristics on the inversion side between the SiO<sub>2</sub> control and the Al<sub>2</sub>O<sub>3</sub> gated FET of Fig. 2. Figure 3a shows the source drain current  $I_{ds}$  as a function of the gate voltage  $V_g$  on a log scale. Field effect transistor dimensions are 0.4x20 µm<sup>2</sup>. The subthreshold slopes are about 75 mV/dec for both the SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> FETs.



Fig. 3 Comparison between  $I_{ds}\ vs\ V_g$  for n-FET using MOCVD  $Al_2O_3$  and SiO\_2. (a) log scale, (b) linear scale.

Mobilities as a function of effective field for the processes shown in Fig. 2 and described earlier, are shown in Fig. 4. The peak mobility for the ex-situ process is about 70  $cm^2/V$ -s which agrees with previous work with ALD Al<sub>2</sub>O<sub>3</sub> films<sup>(1)</sup>. A significant improvement in mobility ~ 2X is obtained when the in-situ processing is performed. This data is consistent with the reduced trapped charged found from the high frequency CV characteristics.

Fig. 5 shows the flat band voltage shift ( $\Delta V fb$ ) as a function of stressing time at a stress voltage of 1.5 V. In order to measure the  $\Delta V fb$  a series of voltage pulses were applied at the gate. Between each stress pulse, capacitance versus voltage curve was measured to estimate the flat band voltage shift. To ensure that  $\Delta V fb$  occurs only due to the stress



Fig . 4 Mobility of MOCVD  $Al_2O_3$  gated n-FET. (a) substrate allowed to cool between RTO and  $Al_2O_3$  growth, (b) no cooling between RTO and  $Al_2O_3$  growth. SiO<sub>2</sub> control and Takagi universal curve are also plotted.

voltage pulse, C-V was performed over a limited voltage range. As the gate dielectric films were stressed, some of the injected electrons were trapped in the gate dielectric films thereby causing a shift in the  $\Delta V$ fb. The shift in the flat band voltage is linearly dependent on the trapped charge density ( Nt) : Nt = ( $\Delta V$ fb\* d) / k $\epsilon_0$ , where eo is the permittivity of the free space, k is the dielectric constant and d is the centroid of trapped charge density. In Fig. 5, the in-situ film shows



Fig. 5. Flatband voltage vs time using a stress voltage of 1.5V. (a) RTO and  $Al_2O_3$  grown ex-situ, (b) grown in situ .

smaller flat band shift in comparison to ex-situ films thereby indicating that charge trapping is reduced significantly in in-situ films.

Still, these mobilities are far below the SiO<sub>2</sub> values of about  $400 \text{ cm}^2/V$ -s. Reducing trapped charges to the level of SiO<sub>2</sub> is still a big challenge. However, this work demonstrates that by using a different approach to processing some improvement can be achieved. Still, the top interface poly/high-K appears to be the most crucial due to the large poly depletion. To form stable poly/high-K interfaces alternative poly processing needs to be investigated.

In summary,  $Al_2O_3$  films deposited by MOCVD produced lower trapped charges than films deposited by ALD. This was achieved by using an in-situ process between the RTO and the  $Al_2O_3$  depositions. Higher mobilities in  $Al_2O_3$  FETs were observed when this process was used. When an ex-situ process was performed lower mobilities were measured. However, the reduction in trapped charge did not affect the flat band voltage which appear to be pinned around -0.6V for both processes. Also, a large poly depletion was observed for both in- and ex-situ processing. This may indicate that the poly Si/Al2O3 interface is partly responsible for the reduced electrical performance.

The authors would like to thank the technical staff of the development lines in East Fiskill (ASTC), especially B. Fleming, and in Yorktown (ASTL south) for the fabrication of the FET structures. Valuable discussion with E. Cartier, M. Fischetti, C. D' Emic and E. Gousev are greatly appreciated. The authors would like to acknowledge Susan Cohen for critical reading of the manuscript.

#### References

1. D.A. Buchanan, E.P. Gusev, E. Cartier, H. Okorn-Schmidt, K. Rim, M.A. Gribelyuk, A. Mocuta, A. Ajmera, M. Copel, S. Guha, N. Bojarczuk, A. Callegari, C. D'Emic, P. Kozlowski, K. Chan, R.J. Fleming, P.C. Jamison, J. Brown, and R. Arndt, IEDM Technical Digest (2000), pp 223-226

2. A. Chin, Y. H. Wu, S. B. Chen, C. C. Liao, and W. J. Chen, VLSI Symposium Technical Digest, pp. 16-17, 2000.

3. J. H. Lee, K. Koh, N. I. Lee, M. H. Cho, Y. K. Kim, J. S. Jeon, K. H. Cho, H. S. Shin, M. H. Kim, K. Fujihara, H. K. Kang, and J. T. Moon, IEDM Technical Digest (2000) pp645-648

4. D. A. Neumayer and A. C. Callegari, US patent filed as docket Y0R920000447US1.

5. S.H. Lo, D.A. Buchanan, Y. Taur, and W. Wang, IEEE Elect. Dev. Lett. 18, 209 (1997)

6. M. Gribelyuk, M. Copel, E. Gousev, D. A. Buchanan, and A.C. Callegari, Material Res. Symp. (MRS), April 16-19<sup>th</sup>, 2001, S. Francisco CA.