## **Research Report**

# Monolithic integration of multiple III-V semiconductors on Si for MOSFETs and TFETs

H. Schmid, D. Cutaia, J. Gooth, S. Wirths, N. Bologna\*, K. E. Moselund and H. Riel

IBM Research - Zurich, Säumerstrasse 4, 8803 Rüschlikon, Switzerland

\*EMPA, Electron Microscopy Center, 8600 Dübendorf, Switzerland

© 2016 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

This is the accepted version of the article published by IEEE: H. Schmid, D. Cutaia, J. Gooth, S. Wirths, N. Bologna, K. E. Moselund and H. Riel, "Monolithic integration of multiple III-V semiconductors on Si for MOSFETs and TFETs," Proc. 2016 IEEE International Electron Devices Meeting (IEDM 2016). 10.1109/IEDM.2016.7838340

#### LIMITED DISTRIBUTION NOTICE

This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies (e.g., payment of royalties). Some reports are available at http://domino.watson.ibm.com/library/Cyberdig.nsf/home.



### Monolithic integration of multiple III-V semiconductors on Si for MOSFETs and TFETs

H. Schmid, D. Cutaia, J. Gooth, S. Wirths, N. Bologna<sup>\*</sup>, K. E. Moselund and H. Riel IBM Research - Zurich, Säumerstrasse 4, 8803 Rüschlikon, Switzerland, email: <u>sih@zurich.ibm.com</u> \*EMPA, Electron Microscopy Center, 8600 Dübendorf, Switzerland

45

59

60

87

88

#### ABSTRACT

46 In this paper we report on our work on the monolithig, 2 integration of various III-V compounds on Si using templaters 3 assisted selective epitaxy (TASE) and its application for 4 electronic devices. Nanowires, crossbar nanostructures, and 5 micron-sized sheets are epitaxially grown on Si via metal-1 6 organic chemical vapor deposition and form the basis for  $II_{z_2}$ 7 V MOSFETs and Tunnel FETs. Epitaxy conditions specific to3 8 TASE are discussed and material quality assessed. Here, we  $\Delta$ 9 focus on InAs and GaSb as a potential all-III-V alternative to5 10 complementary group IV technology. Scaled n-FETs as wells 11 as both n- and p-channel TFETs are fabricated on Si and 12 13 illustrate the potential of TASE. 58

#### 14

1

#### I.

### INTRODUCTION

15 Incorporation of additional, value added functionalities on future silicon dies most likely requires the integration of more2 16 17 semiconducting materials compared to what we have seen until 18 now. A visionary goal is illustrated in Fig. 1, where various4 19 devices are integrated on Si with compounds selected based 065 20 their suitability to a specific targeted application. For this vision6 21 to materialize, dense monolithic integration onto a common \$77 22 wafer is key. However, cointegration of e.g. a wide band ga68 23 nitride with a narrow gap antimonide semiconductor in the semiconductor is semiconductor in the semiconductor in the semiconductor in the semiconductor is semiconductor in the semiconductor is semiconductor in the semiconductor in the semiconductor in the semiconductor is semiconductor in the semiconductor in the semiconductor in the semiconductor is semiconductor in the semiconductor is semiconductor in the semiconductor in the semiconductor in the semiconductor is semiconductor in the semiconductor in the semiconductor is semiconductor in the semiconductor in the semiconductor is semiconductor in the semiconductor in the semiconductor is semiconductor in the semiconductor is semiconductor in the semiconduct 24 obviously not trivial from an epitaxial point of view, nor from (1)25 the thermal budget available for device processing. Traditional 26 hetero-epitaxy typically suffers from lattice mismatch, resulting2 27 in defective layers. The art of hetero epitaxy is to suppress and 28 confine the defective interface layer close to the substrate, such4 29 as to keep defects away from the device layer. This may bes 30 achieved by nucleation and buffer layers, annealing strategies,6 31 and/or the use of masked substrates [1-4] which significantly/7 32 reduces defects propagation. Here we report on an epitaxials 33 growth technique, TASE that is based on the local confinement of III-V growth, and simplifies scaled, co-integration of 34 35 multiple semiconductors on Si. Using TASE we demonstrated 36 (1) high mobility in InAs (5400 cm<sup>2</sup>/Vs) and GaSb (768) 37  $cm^2/Vs$ ) films, (2) InAs FETs with on current,  $I_{on}$  of 660  $\mu$ A/ $\mu$ 82 38 and peak transconductance ( $g_m$ ) of 1.0 mS/ $\mu$ m at V<sub>DS</sub> = 0.5 %,3 39 and (3) complementary TFET technology based on scale84 InAs-Si and InAs-GaSb TFETs with  $I_{on} \sim 4 \mu A/\mu m$ ,  $I_{on}/I_{off} \sim 1085$ 40 and  $I_{on} \sim 40 \,\mu A/\mu m$ ,  $I_{on}/I_{off} \sim 400$ , respectively. 86 41

#### 42 II. TEMPLATE-ASSISTED SELECTIVE EPITAXY

The concept of TASE is illustrated in Fig. 2. A hollow SiQs9
template structure is pre-fabricated which contains a small Sig

seed area. The template is epitaxially filled starting from the seed, which assures a single nucleation point. Since the resulting large crystal is expanded from one nucleation point, typical defects found in planar epitaxy are absent. Extending growth from a small seed bears similarity to nanowire growth [5], but with the benefit of a template-defined overall geometry, and not limited to the typical [111] growth direction. This is exemplified in Fig. 3a were nanowires are grown vertically, independent of the crystalline orientations of the Si substrate [6]. Fig. 3b illustrates implementations of TASE in a planar orientation, showing flexibility of growth direction and shapes [7]. Here (001) silicon-on-insulator (SOI) substrates were used. Epitaxy in scaled, fin-shaped templates can be directly processed into devices, while sheet-like structures are suitable for further conventional patterning steps. Towards the vision shown in Fig. 1, we integrated multiple materials in a coplanar, as well as stacked implementation (Fig. 4). Metal-organic chemical vapor deposition (MOCVD) is particularly well suited for selective area growth due to the long diffusion length of the precursors (Fig. 5a). We found that the growth dynamics depend on the precursors used: InAs TASE shows a growth rate dependence on template width due to a locally reduced V/III ratio [8] while GaSb exhibits a nearly independent growth rate explained by the high Sb surface coverage. Important for epitaxy in templates is the control over growth planes, sketched in Fig. 5b, which defines growth and junction formation. Structural transmission electron microscopy (TEM) analysis of the InAs and GaAs samples (Fig. 6) show the absence of propagating dislocations and anti-phase boundaries. Misfit dislocations which relax the strain between the materials are present and confined to the Si-III-V interface. For InAs, a high density of planar defects (stacking faults and twins) is observed, while for In<sub>0.7</sub>Ga<sub>0.3</sub>As, GaAs, InP, and GaSb these defects can be suppressed.

#### **III. HALL-BAR DEVICES**

We have focused on InAs and GaSb because of their potential for n-FETs [9], p-FETs [10] as well as TFETs [11]. Electrical characterization to assess resistivity, sheet resistance and contact resistance of the materials is done by transmission line measurements on nanowires. For Van der Pauw (VDP) and Hall measurements, dedicated samples are grown. Fig. 7a shows a 23-nm-thick InAs cross-bar with 95 nm wide legs. VDP results in a sheet resistance of 1260  $\Omega$ /sq., and a resistivity of 2.95 m $\Omega$ ·cm. The sheet carrier density from Hall measurements is 9.1x10<sup>11</sup> cm<sup>-2</sup> and results in electron charge concentration n<sub>e</sub> = 3.9x10<sup>17</sup> cm<sup>-3</sup> and Hall mobility of 5400

91  $cm^2/Vs$ . For the GaSb sample [9] (Fig. 7b) a 20-nm-thick and ds92 500 nm by 1000 nm wide film is grown and contacted by Ni7 93 leads. The measurements show a sheet resistance of ~15.48  $k\Omega/sq$ , and a resistivity of 31 m $\Omega$ ·cm. The sheet carrier densited 9 94 95 is  $4.8 \times 10^{11}$  cm<sup>-2</sup> and results in hole charge concentration n/150 2.4x10<sup>17</sup> cm<sup>-3</sup> and average Hall mobility of 760 cm<sup>2</sup>/Vs [125.1 96 97 The large e and h mobility obtained confirm a good quality 1052 98 the as-grown crystal. 153

154

170

171

195

196

#### 99 IV. BALLISTIC TRANSPORT

155 100 InAs and InSb are interesting materials to study ballistic and 101 transport properties [13]. For RT operation, devices must be7 102 small and with minimal surface defects to avoid scattering. T58 103 investigate ballistic transport in our structures, we performed 104 bend resistance measurements on InAs cross-bars contacted 105 with Ni, but without removing the template on the channel area1 Fig. 8 shows the bend-resistance  $R_{\rm B} = V_{12}/I_{34}$  of a 300 nm lops2 106 107 cross-bar as a function of magnetic field and temperature3 108 applying a constant current of  $I_{34} = 100$  nA. If the transport would be purely diffusive, the measured voltage drop would pes 109 110  $V_{12} > 0$ . However, we observe a negative bend resistance for pb6 111 temperatures investigated, revealing ballistic transport in que7 112 devices. The high quality of the measurements was made possible by the low defect density of the device interfaces of the 113 114 TASE grown structures. 169

115

139

#### V. III-V MOSFETs

116 We have fabricated scaled III-V MOSFETs on Si by2 117 growing InAs directly in ten 25-nm-thick and 55-nm-wide3 channels [7]. After template removal, an Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/TiN gate 118 stack (EOT 1.2 nm) was deposited by ALD. The gate metal<sup>4</sup> 119 120 patterning was followed by Ni/Pd SD contacts. Fig.9 shows the5 121 device geometry and output, transfer and transconductance 122 characteristics. The current density is normalized by taking the7 123 width of ten nanowires for normalization. Using  $V_{CC} = V_{D}$ 124 0.5 V we measure  $I_{on}$  of 330  $\mu$ A/ $\mu$ m and  $I_{on}/I_{off}$  of 28 due to 79 125 poor SS of 250 mV/dec. Using  $V_{CC} = V_{DS} \times SS/60 = 2180$ 126 instead, an Ion/Ioff of 2300 is extracted, and Ion at VDS=0.5 V1 is1 127 660  $\mu$ A/ $\mu$ m. The maximum transconductance (gm) at 0.5 V<sub>1</sub> is 2 128 1.0 mS/ $\mu$ m. R<sub>on</sub> is 1.2 k $\Omega$  and is dominated by series resistances 129 stemming from the ungated source and drain access regions as well as contact resistance. High-density III-V CM084 130 131 integration can be also achieved starting from 1-µm<sup>2</sup> sizes5 In<sub>0.7</sub>Ga<sub>0.3</sub>As sheets grown in templates, where 35-nm-wide 132 channels were etched out and fabricated into FETs using a set  $\frac{187}{88}$ 133 aligned process with raised S/D contacts [13]. In a follow-up 134 135 [14] using the same In<sub>0.7</sub>Ga<sub>0.3</sub>As channel material, FETs w**190** gate length down to 35 nm were fabricated adjacent to SiGe 191 136 137 FETs into inverters and SRAM cells underlining the integration 138 potential. 194

#### VI. HETEROJUNCTION TFETS

TFETs for ultra-low power electronics are preferably based?
on heterostructure designs that benefit from broken or staggeres
band alignment. We fabricated heterostructure devices based 2000
InAs-Si [15] and InAs-GaSb junctions for p- and n-TFET0,1
respectively [16]. Similar to the InAs FET, the TFETs 202
directly grown as nanowires, which enables lateral III204

junction formation and avoids simultaneous RIE etching of the two dissimilar channel materials. Both devices used the same gate stack (Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>, EOT~1.75nm) with TiN or W gates, and Ni/Au S/D contacts. Fig. 10 shows p-TFET device images and temperature-dependent transfer characteristic, normalized to the circumference (100 nm) of the  $\Omega$ -device. An  $I_{on}$  of 4  $\mu$ A/ $\mu$ m at V<sub>GS</sub>=V<sub>DS</sub>=-0.5 V, and on/off ratio of 10<sup>6</sup> with SS<sub>avg</sub>< 80 mVdec is obtained. The n-TFET is shown in Fig 11 it exhibits a higher  $I_{on}$  (40  $\mu$ A/ $\mu$ m), but poor SS (1 V/dec) and on/off ratio (~400) as a result of a non-optimized gate stack and doping levels. A dip in the on-state current is observed and attributed to the on-set of depletion in the undoped GaSb channel. The output characteristics of the TFETs are displayed in Fig. 12 and Fig. 13. Negative differential resistance in forward bias is not observed for the p-FET at the gate bias conditions used and in agreement with TCAD simulations [18]. Geometric phase analysis of the Si-InAs (Fig. 14) reveals misfit dislocations which are expected to be a source of trap states limiting SS performance. In comparison these defects are absent in the InAs-GaSb device indicating that the fabricated n-TFET is limited by large oxide-semiconductor interface defect density instead, responsible for the poor SS characteristics.

#### CONCLUSION

We have reviewed our growth and device work based on TASE [Fig. 15] and demonstrated a path for local integration of III-V semiconductors and devices on Si without constraints of lattice constants. Device integration was demonstrated by fabricating scaled, functional FETs and TFETs on Si.

#### Acknowledgment

The authors gratefully acknowledge the contributions of M. Borg, now at Lund Univ., S. Sant, A. Schenk, both ETH Zurich, M. Rossell, EMPA, A. Ionescu, EPFL, L. Gignac, J. Bruley, IBM YKT, S. Karg, A. Oliziersky, W. Riess, L. Czornomaz, V. Deshpande, and M. Knoedler. The work received funding in part from the European Union Seventh Framework Program (FP7/2007-2013) E2Switch (Grant agreement no. 619509), and in part by the European Union H2020 program INSIGHT (Grant Agreement No. 688784).

#### REFERENCES

- T. Li, M. Mastro, and A. Dadgar, "III-V Comp. Semicond., Integration with Silicon-Based Microelect." CRC Press, Boca Raton, 2011.
- [2] E. A. Fitzgerald et al., J. Appl. Phys. 65, 2220, 1989.
- [3] N. Waldron et at., EDL, vol 35, pp. 1097-1099, 2014.
- [4] J. Svensson et al., NanoLetters, vol 15, pp. 7898-7904, 2014
- [5] T. Hamano et al., Jpn. J. Appl. Phys. vol 36, pp. 286-288, March 1997.
- [6] M. Borg et al., Nano Lett., vol.14, pp. 1914–1920, 2014.
- [7] H. Schmid et al., Appl. Phys. Lett., vol. 106, 233101, 2015.
- [8] M. Borg, JAP, J. Appl. Phys. vol. 117, 144303, 2015.
- [9] N. Waldron et al., IEDM, 799, 2015.
- [10] W. Lu et al., IEDM, 821, 2015.
- [11] U. E. Avci et al., JEDS, vol. 3, pp. 88-95, 2015.
- [12] M. Borg et al., submitted for publication
- [13] A. V. Thathachary et al., Nano Lett. vol 14, pp. 626-633, 2014
- [14] L. Czormomaz et al., VLSI Symp., T172-T173, 2015
- [15] L. Czornomaz et al., VLSI Symp., 94-95, 2016.
- [16] D. Cutaia et al., JEDS, vol 3, pp176-183, 2015
- [17] D. Cutaia et al., VLSI Symp. 2016
- [18] S. Sant et al., TED, accepted for publication
- [19] P. Das Kanungo et al., Nanotech. vol 24, 225304, 2013.



Fig. 1. Bandgap vs. lattice constant of important semiconductors and schematic of a hypothetical universal substrate. Colors reflect application areas. The Si substrate incorporates semiconductors according to their best functionality, independent of lattice parameter constraints.



Fig. 2. Schematics illustrating the concept of TASE. (a) Growth from a small (Si) seed area, which can be followed by extended growth avoids defect formation and propagation. (b) Implementation of TASE using hollow SiO<sub>2</sub> templates on SOI and bulk Si wafers with Si seed area.



Fig. 3. Epitaxial growth of InAs on Si illustrating design flexibility. (a) Tilted SEM view of vertical nanowires grown on four different Si substrate orientations. (b) Star pattern, wire structure with a constriction and extended sheet, both filled from left to right on SOI substrate. Template has been removed in all images.



Fig. 4. Cross-section images of Si, InAs, InGaAs, GaAs and GaSb structures along [110] on Si (001). False colored image based on EDS analysis. InAs/GaSb on Si grown in two separate MOCVD steps.



Fig. 5. (a) Precursor transport by vapor phase and surface diffusion during TASE [8]. (b) Growth front depends on epi conditions used. The illustration example shows a mixed {110} and (111) plane.



Fig. 6. TEM images of the Si-III-V junctions. (a) Si-InAs sample with high density of planar defects on (111) planes. (b) GaAs with optimized epi conditions. Four stacking faults close to the junction observed, rest of structure free of planar defects. Anti-phase boundaries or threading dislocations were not detected in all cases.



Fig. 7. Hall bar devices and analysis. (a) Grown InAs crossbar, 23-nm-thick with Ni contacts, Hall electron mobility  $\mu_e = 5400 \text{ cm}^2/\text{Vs.}$  (b) GaSb sheet, 20-nm- thick with Ni contacts. (c) Plot of hole mobility ( $\mu_h$ ) vs. carrier concentration from Hall measurements.



Fig. 8. Magnetic field-dependent bend resistance of a 100-nm-wide and 30-nmthick InAs cross-junction at various temperatures. Negative bend resistance is observed, indicating ballistic transport and high-quality of TASE grown structures.



Fig. 9. (a) Top view and cross-section images of 25nm diameter InAs n-MOSFET. The BOX is under etched to form a  $\Omega$ -structure.  $I_{on}$  at  $V_{DS}$  =0.5 V is 500  $\mu$ A/ $\mu$ m. The maximum conductance (gm) at 0.5 V is 0.8 mS/ $\mu$ m. (b) Output curve of the 55nm wide devices and normalized transfer curve, adapted from ref [7].  $I_{on}$  at  $V_{DS}$ =0.5 V is 660  $\mu$ A/ $\mu$ m. The maximum conductance (gm) at 0.5 V is 1 mS/ $\mu$ m. III-V channel thinning or RIE step were not used for device fabrication.



Fig11. Top view and cross-section images of the InAs-GaSb heterojunction n-TFET. Temperature-dependent transfer curve, with  $I_{on} = 40 \mu A/\mu m$  at  $V_{DS}=-0.5V$ , on/off ratio of 400 with SS<sub>avg</sub> ~ 1V/dec. Drop in  $I_{on}$  at low temperature due to GaSb depletion, while BTBT is temperature independent.



Fig. 13. Current-voltage curve of gated InAs-GaSb diode. The reverse bias branch corresponds to the output characteristics of the n-TFET. NDR is usually measured in diodes [17], but not here likely due to a high level of  $D_{it}$  at the III-V/high-k interfaces.



Fig. 14. Schematic and structural analysis of two heterojunctions. (a) Geometric phase analysis of a Si-InAs junction based on TEM image. Misfit dislocations are indicated, which can lead to trap states. (b) InAs-GaSb junction. EDX elemental analysis of As (blue) and Sb (green). The upper part appears blurred due to nonperpendicular viewing direction. No misfit dislocations detected by STEM.



Fig. 10. Top view and cross-section images of the InAs-Si heterojunction p-TFET. Temperature-dependent transfer characteristic with  $I_{on} = 4\mu A/\mu m$  at  $V_{DS}$ =-0.5V, on/off ratio of 10<sup>6</sup> with SS<sub>avg</sub> < 80mV/dec. Drop in  $I_{on}$  at low T due to residual barrier at metal contacts.



Fig. 12. Current-voltage curve of gated InAs-Si diode. The reverse bias branch corresponds to output characteristics of the p-TFET. For our measurement conditions NDR is not observed, but predicted at higher bias by TCAD simulations.



Fig. 15. Evolution of TASE-based work, spanning growth, materials and device activities all with focus towards CMOS compatibility.