RC22459 (W0205-180) May 23, 2002 Electrical Engineering

IBM Research Report

Investigations of UHV/CVD Deposition of SiGe Alloys on Silicon-on-Sapphire Substrates for Application to Device Fabrication Technology Quarterly Report: February-April, 2002

P. M. Mooney, D. V. Singh, J. O. Chu, J. A. Ott, V. Patel, S. J. Koester, A. Grill IBM Research Division Thomas J. Watson Research Center P.O. Box 218 Yorktown Heights, NY 10598



Research Division Almaden - Austin - Beijing - Haifa - India - T. J. Watson - Tokyo - Zurich

LIMITED DISTRIBUTION NOTICE: This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. Ithas been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distributionoutside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g. payment of royalties). Copies may be requested from IBM T. J. Watson Research Center, P. O. Box 218, Yorktown Heights, NY 10598 USA (email: reports@us.ibm.com). Some reports are available on the internet at http://domino.watson.ibm.com/library/CyberDig.nsf/home.

Quarterly Report: February – April, 2002

Space and Naval Warfare Systems Center, San Diego

RDT&E Division for the 1999 Contract N66001-99-C-6000

Investigations of UHV/CVD Deposition of SiGe Alloys on Silicon-on-Sapphire Substrates for Application to Device Fabrication Technology

P.M. Mooney, D.V. Singh, J.O. Chu, J.A. Ott, V. Patel, S.J. Koester, and A. Grill IBM T.J. Watson Research Center PO Box 218, Yorktown Heights, NY 10598

May 13, 2002



Program Review Meeting

A program review meeting with Isaac Lagnado of the Space and Warfare Systems Center, San Diego, was held at IBM on May 8, 2002. Presentations included a materials update (Pat Mooney) and a progress report on divider circuit fabrication run (Dinkar Singh).

Materials Update

Five bonded silicon-on-sapphire wafers were received from the University of Wisconsin (UW) in April 2002. Optical inspection showed that these wafers look very good, with a low density of tiny round defects and with none of the line or corner defects seen in the previous two wafers (see quarterly report of February 2002). The first bonded SiGe-on-sapphire wafer was received in March 2002. There are a number of large voids at the bonded interface, but the bond was strong enough to survive lapping to remove most of the silicon substrate from the original SiGe wafer. UW will send additional SiGe-on-sapphire wafers soon.

Divider Circuit Fabrication Run

A second pMODFET on bulk Si circuit fabrication run has been completed through the first metal deposition (metal 1). The fabrication process developed to increase the yield of the T-gates is working well, as is the new metal lift-off process. Individual devices were tested and were found to have $f_t = 27$ GHz, consistent with the lower hole mobility in these wafers compared to the wafers used in previous work (S.J. Koester, et al., IEEE Electron Device Letters 22, 92 (2001)). The device yield was 100% of those tested (45 devices) with a mean threshold voltage of 0.182 V and standard deviation of 25 mV. Although the divider circuit was designed for devices having a threshold voltage of 0.4 V, we are optimistic that these new devices are sufficiently on at zero bias and there is sufficient yield for the divider circuit to work. We expect that the circuit fabrication run will be completed by the end of June. The presentation slides from the program review meeting are attached to this report.



Overview

- Motivation
- Program challenges
- Epitaxial layer structure issues
- Process yield issues & innovations
- Run GOV61: DC measurements
- Run GOV66,67: DC, AC measurements
- SPICE model extraction
- SPICE simulations of the divider circuit
- Summary





- High channel mobility \Rightarrow high transconductance, g_m
 - Low bias voltages possible, low operating power
 - High frequency, low noise
 - Improved low T performance

Sapphire is an excellent substrate for microwave applications

- low dielectric loss tangent, good thermal conductor
- reduced device parasitics and improved passive performance
- Commercially available substrates
- Integration issues have posed a significant challenge



Program Challenges

- Epitaxial growth of p-MODFET layer structure
- Device yield during processing:
 - Divider circuits have approximately 50 transistors
 - 98.6 % device yield required for 50 % yield on circuits
- Statistical variation of device parameters
 - e.g. Threshold voltage variation
- Relaxed SiGe on Sapphire substrates
 - thin relaxed SiGe on Sapphire required to maximize the benefits of sapphire





- Minimize the contribution of parasitic capacitances by bringing the channel close to the gate

Above layer structure has in the past yielded excellent devices μ = 910 cm²/Vs, n_s ~ 3.5x10¹² cm⁻², f_t ~ 50 Ghz^{*}

* S. J. Koester et al., IEEE Electron Device Letters, 22 (2), 92, 2001













Optical Micrographs of T-Gates *with* DLC spacers before and after a 30s 9:1 HF:NH₄F (BOE) dip













Overview of process runs

Run	Wafers	Split	Final Level	Comments
1	Gov61-7 Gov61-9 Gov61-11 Gov61-12	1: 61-7 61-12	Metal 1	Good devices on 61-12. Poor device characteristics on 61-7 due to poor Pt lift-off during silicide formation
		2: 61-12	Metal 2	Wafer broke during metal2 litho
		3. 61-9	Metal 1	High gate leakage current Due to overetch of field oxide prior to gate deposition
		4. 61-9	Metal 1	Reprocessed. Unintentional gate oxide caused large V _t shift
2	66-6, 66-10, 66-11 67-6, 67-10, 67-11	1. 66-10 67-11	Metal 1	Excellent yield on both wafers
15	8 th May 2002	Limited	l rights data pe	r FAR 52.227-14



Gov61-12, Gov61-7 processing

	61-12		61-7	
Align mark litho/etch				
Mesa Litho/etch				
Mesa planarization(Quartz deposition & lift-off)				
T-Gate Litho (ebeam), metal evaporation + liftoff				
T-Gate sidewall formation				
Silicide Litho		T-gate sidewalls ensure h prior to Pt evaporation	iigh yield durin	g HF
Pt evap/lift-off/ RTA for silicide formation		Pt lift-off flags observed	Ultrasonic to flags resulted ripping off	remove in Pt
Metal 1 Litho				
Metal 1 evap/Lift-off		Flags observed duri DC device te	ng M1 lift-off	

Gov 61-7, Gov 61-12 processing

	61-12	61-7
Interlevel Dielectric (DLC deposition)	Plasma damage observed in M1 during dep. DLC adhesion problem	
Strip the DLC		
Interlevel dielectric (SICOH deposition)		
Via Hole litho/ SICOH RIE etch		
Metal 2 deposition		
Metal 2 litho + etch	Wafer broke	









- Possibly enhanced gate leakage at the edge of the mesas

	61-9
Align mark litho/etch	
Mesa Litho/etch	
Mesa planarization(Quartz deposition & lift-off)	
T-Gate Litho (ebeam)	
HF dip/ T-Gate evaporation and lift-off	Timed HF dip too long. Etched field oxide
T-Gate sidewall formation	
Silicide Litho	T-gate sidewalls ensure high yield during HF prior to Pt evaporat
Pt evap/lift-off/ RTA for silicide formation	Dual layer resist provides excellent lift-off profiles
Metal 1 Litho	
Metal 1 evap/Lift-off	Devices all have extremely high gate leakage







8th May 2002 Limited rights data per FAR 52.227-14

Gov 66-10, Gov 67-11 processing

	66-10		67-11		
Align mark litho/etch					
Mesa Litho/etch					
Mesa planarization(Quartz deposition & lift-off)					
T-Gate Litho (ebeam), metal evaporation + liftoff					
T-Gate sidewall formation					
Silicide Litho					
Pt evap/lift-off/ RTA for silicide formation					
Metal 1 Litho					
Metal 1 evap/Lift-off	AC	, DC device	testi	ng	
				TRM	









Discussion

Parameter	66-10	Koester et al. <i>IEEE EDL 2001</i>	Ratio 66-10/Koester (measured)	Ratio 66-10/Koester (expected)
Mobility, μ (cm²/Vs)	550	910	0.6	NA
Gate to Source Capacitance (<i>C_{gs}</i>)	∞ 1/d _{ca}	_p (by XTEM)	1.3	NA
Transcondustanc e, g _m (mS/mm)	300	380	0.77	0.78
Cut-off frequency, f _t (GHz)	28	50	0.56	0.6
				-IBM









Complicated expressions for C_{gd} and G_{gs} in the Statz model. In essence C_{gs} modelled using a standard diode-capacitance model C_{ad} is assumed to be small and approx. independent of V_{gs} or V_{gd}















8th May 2002 Limited rights data per FAR 52.227-14





Summary

- *p*-MODFET process developed with good yields

- novel DLC spacer process ensures high T-gate yield
- Improved dual layer lift-off process prevents gate to S/D shorts

-1st MODFET run served as a pipe cleaner

- several yield limiting processes identified.
- processes with improved yields developed

-2nd MODFET run

- Excellent device yield suitable for divider circuit fabrication
- V_t (mean) = 0.18V, σ = 25mV over large area
- AC and DC characteristics consistent with expectations based on layer structure
- Expected completion of divider circuits 6/15/02

-SPICE simulations

- DC and small signal parameter extraction for the p-MODFETs
- Extraction of circuit diagram from CAD layout
- Simulation of the frequency divider circuits based on the SPICE models extracted
- Simulation of the effects of V_t variation on circuit operation

