# **IBM Research Report**

## **Evaluation of CMOS Gate Metal Materials Using** *In Situ* Characterization Techniques

C. Cabral, Jr., C. Lavoie, A. S. Ozcan<sup>1</sup>, R. S. Amos, V. Narayanan, E. P. Gusev, J. L. Jordan-Sweet, J. M. E. Harper<sup>2</sup>

IBM Research Division Thomas J. Watson Research Center P.O. Box 218 Yorktown Heights, NY 10598 and IBM Semiconductor Research Development Center (SRDC) Hopewell Juncation, NY 12533

> <sup>1</sup>Department of Physics Boston University Boston, MA 02215

<sup>2</sup>University of New Hampshire Durham, NH 03824



Research Division Almaden - Austin - Beijing - Haifa - India - T. J. Watson - Tokyo - Zurich

LIMITED DISTRIBUTION NOTICE: This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publication, its distributionoutside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g. payment of royalties). Copies may be requested from IBM T. J. Watson Research Center, P. O. Box 218, Yorktown Heights, NY 10598 USA (email: reports@us.ibm.com). Some reports are available on the internet at <a href="http://domino.watson.ibm.com/library/CyberDig.nsf/home">http://domino.watson.ibm.com/library/CyberDig.nsf/home</a>

#### EVALUATION OF CMOS GATE METAL MATERIALS USING *IN SITU* CHARACTERIZATION TECHNIQUES

C. Cabral, Jr., C. Lavoie, A.S. Ozcan<sup>1</sup>, R.S. Amos, V. Narayanan, E.P. Gusev, J.L. Jordan-Sweet and J.M.E. Harper<sup>2</sup>

IBM T.J. Watson Research Center, Yorktown Heights, NY 10598 and IBM

Semiconductor Research Development Center (SRDC), Hopewell Junction, NY 12533

<sup>1</sup>Boston University, Department of Physics, Boston, MA 02215

<sup>2</sup>University of New Hampshire, Durham, NH 03824

We present an evaluation of the thermal stability for various elemental metals and binary/ternary conducting compounds on gate dielectrics. The continued scaling of poly-silicon gated complementary metal oxide semiconductor (CMOS) devices may face limitations such as polydepletion, incompatibility with some high-k dielectrics, high series resistance, and boron penetration. In this study, twenty-four different elemental metals and metallic compounds with work functions ranging from 4.0 to 5.2 eV covering nFET, mid gap and pFET gate electrodes were examined. The films were characterized during rapid thermal annealing (RTA) in a forming gas (FG) ambient up to 1000 °C. Three techniques, in situ x-ray diffraction (XRD), resistance and elastic light scattering analysis were used simultaneously during annealing. It was found that many of the elemental materials, especially those with nFET work functions, undergo reactions with the SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> gate dielectrics while others became unstable because of melting (Al) or agglomeration

(Co, Ni, Pd and CoSi<sub>2</sub>). Two binary compounds, W<sub>2</sub>N and RuO<sub>2</sub>, underwent dissociation in the hydrogen containing ambient. Materials stable above 700 °C include Mo, W, Re, Ru, Co, Rh, Ir, Pd, Pt, W<sub>2</sub>N, TaN, TaSiN and CoSi<sub>2</sub> making them possible choices for integration involving higher temperature processing.

#### Introduction

Continued scaling of the gate length and gate oxide thickness of complementary metal oxide semiconductor (CMOS) transistors for higher performance and increased circuit density has reached a point where a number of issues have arisen. The potentially major issues include high gate tunneling leakage current [1,2], polysilicon (poly-Si) gate depletion [3], high gate resistance [3], boron diffusion into the dielectric for pFET's [4], poly-Si incompatibility with some high k dielectrics [5] and reliability.

A number of these issues may be lessened or eliminated by replacing the poly-Si gate with a metal gate. Current state of the art ultra thin gate oxynitride dielectrics show a continued increase in leakage current even though additional nitrogen incorporation has mitigated this to some extent [6]. Thinning the gate oxide further may not be practical but there is an additional way to decrease the electrical thickness and thus increase CMOS performance. Three components make up the electrical thickness (capacitance) of the gate stack; the contribution from the Si substrate (due to the quantum mechanical effect), the dielectric layer itself and the carrier depletion layer in the poly-Si formed when the FET device is turned on [7]. Replacement of the poly-Si gate with a metal gate will eliminate the depletion and thus decrease the electrical thickness by the SiO<sub>2</sub> equivalent of 0.3 to 0.5 nm, without a substantial increase in leakage [3]. This will also decrease the gate resistivity (the decrease depends on the choice of material) from that of 1 to 3 m  $\Omega$ -cm typical for the doped poly-Si. For example a CoSi<sub>2</sub> gate has a resistivity of 15-20  $\mu$   $\Omega$ -cm, about two orders of magnitude less than that of doped poly-Si. With out boron doped poly-Si we have an additional advantage since there is no longer a

concern about boron penetration into the dielectric. Likewise, without poly-Si on the gate, there is no longer a concern about a poly-Si interaction with high k materials.

There are many advantages to the implementation of metal gates. The choice of material depends on several criteria. The most important property, the work function, is defined as the energy needed to remove an electron from the Fermi level to the vacuum level. As with poly-Si it will be necessary to have an nFET metal material with a work function from 4.1 to 4.3 eV and a pFET material with a work function from 5.0 to 5.2 eV, both about 0.2 eV from the Si band edges [8]. For some specific device designs (like FinFET or FDSOI) a mid gap, 4.6 to 4.8 eV, work function metal gate material may be appropriate [9].

The metal gate material then must be stable in contact with the dielectric at temperatures relevant to CMOS processing. The processing temperatures will depend on the integration scheme used to implement the gate metal material. A "gate last" integration scheme would be the least aggressive with maximum processing temperatures of less than 600 °C [10] whereas a conventional integration scheme would be the most aggressive since the gate would be in place during the 1000 °C several second anneal to activate the dopants in the source/drain regions. Other important criteria in the choice of a gate metal material include the ease of hydrogen diffusion through the material for dielectric interface passivation [11,12] and the deposition method. In order to minimize damage to the gate dielectric a plasma free deposition process like chemical vapor deposition (CVD), atomic layer deposition (ALD) or thermal deposition is preferred [13,14].

In this paper we have investigated the thermal stability of 24 different metal gate materials deposited on SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> dielectrics. Anneals were completed at a constant ramp rate of 3 °C/s up to 1000 °C in forming gas while *in situ* x-ray diffraction, elastic light scattering and sheet resistance measurements were performed. From this analysis we determined the temperature at which the material thermally degrades and hence the appropriate CMOS integration scheme. Materials stable above 700 °C include Mo, W, Re, Ru, Co, Rh, Ir, Pd, Pt, W<sub>2</sub>N, TaN, TaSiN and CoSi<sub>2</sub> making them possible choices for integration involving higher temperature processing.

#### **Experimental Procedure**

Metal gate films for this study were deposited by both physical vapor deposition (PVD) and chemical vapor deposition (CVD) methods. The materials studied, deposition method, and thickness / composition as determined by Rutherford backscattering analysis (RBS) are shown in Table 1. The majority of the films are single component materials, 24-37 nm in thickness, sputter deposited from 7.6 cm diameter targets using magnetron sputtering sources in an ultra high vacuum (UHV) deposition system. The films were deposited at target power levels ranging from 200 to 600 W (direct current) with an argon deposition pressure of 4 mTorr and system vacuum base pressures of 5.0-9.0 X  $10^{-10}$  Torr. Several of the films were reactively sputter deposited in the same system in the presence of 2-10% N<sub>2</sub> (38 nm TaN, 50-55 nm TaSiN) or 2% O<sub>2</sub> (195 nm RuO<sub>2</sub>) with Ar, for a total deposition gas pressure of 4 mTorr. For the deposition of the TaSiN film, Ta and Si were co-deposited in the presence of N<sub>2</sub>. The 77 nm CoSi<sub>2</sub> film was formed by sputter depositing 22 nm of Co on 80 nm of LPCVD polycrystalline Si and annealing the film in forming gas (FG) to form the CoSi<sub>2</sub> phase. Thermal CVD was used to deposit

two of the films. A 25 nm  $W_2N$  film was deposited using a  $W(CO)_6$  precursor in the presence of NH<sub>3</sub> whereas a 39 nm Ta<sub>2</sub>N film was deposited using a TaF<sub>5</sub> precursor also in the presence of NH<sub>3</sub>.

RBS analysis was used to determine the level of impurities in the films by depositing the material on carbon substrates. The most prevalent contaminant in all the films, as determined by RBS analysis, is oxygen. In the thin highly reactive films, like Ti, the oxygen is not uniformly distributed throughout the film but rather peaks at the surface due to air exposure over a period of days, making the overall level very high. The CVD films show low levels of either carbon (W<sub>2</sub>N-5at.%C) or fluorine (Ta<sub>2</sub>N-0.6at.%F) contaminants arising from the precursors used.

The metal gate materials were evaluated on two dielectrics, SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>. In order to amplify the effects of an interaction between the gate metal and dielectric, for *in situ* evaluation, the dielectrics were very thick. The SiO<sub>2</sub> was grown by thermal annealing to a thickness of 500 nm. The 300 nm thick Al<sub>2</sub>O<sub>3</sub> was sputter deposited in a high vacuum (HV) magnetron system with a base vacuum pressure of 2 X 10<sup>-7</sup> Torr from an Al<sub>2</sub>O<sub>3</sub> target using a power density of 3.3 W/cm<sup>2</sup> and a total pressure of 10 mTorr (Ar + O<sub>2</sub>) in the presence of 6% O<sub>2</sub>.

The interactions of the dielectric materials with the gate metal materials, described above, were studied using three different *in situ* techniques, conducted simultaneously, while the samples were annealed in forming gas (FG) at a temperature ramp rate of 3 °C/s from 100 to 1000 °C. The analysis was completed at the National Synchrotron Light Source, Brookhaven National Laboratory on beamline X20C [15].

The first technique, x-ray diffraction, consists of passing the incident x-ray beam through a wide bandpass, artificial multilayer monochromator for an energy resolution of 1.5% at 6.9 keV ( $\lambda = 0.1797$  nm) with an approximate flux of 1 X 10<sup>13</sup> photons/s. A set of beam defining slits provides an x-ray spot size of 2 X 2 mm on the sample surface. The trade off of maximum x-ray flux for bandpass leads to peaks that are 1 to 1.5° in width. Geometrical considerations lead to peak location accuracy of ±0.3° in two theta. As the samples are annealed, the diffracted x-ray intensity is monitored using a linear position sensitive detector. The detector covers a 20 range of ~10°, from which data is collected every 0.5 s (1.5°C). The 20 range was chosen such that the main diffraction peaks from the material under study were present. Temperature was monitored using a k-type thermocouple, which was calibrated using eutectic melting points of Au, Ag and Al in contact with Si for an accuracy of ±3°C.

The second *in situ* technique, elastic light scattering, consists of using a HeNe laser to determine changes in sample surface roughness or index of refraction. A HeNe laser beam is brought into the annealing chamber through a fiber optic cable and is then focused through a lens onto the sample surface at an incidence angle of  $65^{\circ}$  forming a spot size of 1 X 2 mm. The scattered intensities are measured using two bare fibers positioned at  $50^{\circ}$  and  $-20^{\circ}$  allowing for measurement of roughness on lateral length scales of approximately 5 and 0.5 µm, respectively. For detection of only the HeNe light scattered from the sample surface, a chopper and lock-in amplifiers are used with Si photodiodes and interference filters, which remove background light at other wavelengths during the high temperature anneal. This optical scattering technique detects changes in

scattered intensity from surface roughness and also changes in index of refraction that a reaction between the gate metal and dielectric may cause.

The last technique, *in situ* sheet resistance, is a four-point probe measurement as a function of temperature. Four spring-loaded Ta probes arranged in an approximate square geometry maintain contact with the sample surface while 25 mA of current pass through two of the probes, and voltage is measured across the other two. This allows for a relative sheet resistance measurement, which may be scaled using a room temperature absolute measurement made with fixed in-line four-point probe geometry.

The procedure used for annealing the samples during the *in situ* measurements is as follows. The sample, approximately  $1.5 \text{ cm}^2$  in size, held in place by the Ta probes, makes contact with a molybdenum block which in turn contacts a pyrolytic boron nitride, resistive heater. It is annealed at a constant heating rate of 3 °C/s from 100 to 1000 °C. Readying the sample for analysis consists of evacuating the analysis chamber twice (<5 X 10<sup>-6</sup> Torr) and back filling with forming gas (FG- 95% N<sub>2</sub> and 5% H<sub>2</sub>) to a pressure slightly more than atmospheric at a flow rate of 1 liter/min. The FG has a purity of 99.999%. Several anneals were conducted in 99.999% pure He to compare the effects of either H<sub>2</sub> and/or N<sub>2</sub> during the anneal treatment.

#### **Results and Discussion**

The methods described above, *in situ* x-ray diffraction, optical scattering and sheet resistance analysis were used to investigate the thermal stability of twenty-four gate metal materials in contact with the  $SiO_2$  dielectric. Figure 1 summarizes the thermal stability of the materials using a periodic table representation. The work functions (WF)

of the materials in bulk form, as determined by internal photoemission, are also shown [16]. Each highlighted material has a superscript indicating the type of the work function; "n" nFET < 4.6 eV, "m" mid gap 4.6 to 4.8 eV and "p" pFET > 4.8 eV. The thermal stability of each material is indicated by the cross hatched pattern. The materials are separated into two groups, those materials stable at temperatures less than 700 °C indicated by the vertical stripes and those material stable above 700 °C indicated by the horizontal stripes. A material is considered not thermally stable if the *in situ* XRD analysis shows a deviation from the typical linear decrease in diffraction angle (two theta) as a function of temperature. The decrease in diffraction angle is a result of the lattice expansion with increased temperature. If the sheet resistance shows a deviation from the typical linear increase as a function of temperature (this linear increase is due to increased phonon vibrations at higher temperatures) or the optical scattering shows a large increase indicating roughening or agglomeration, the material is also considered not thermally stable. As shown in the periodic table of Fig. 1, all of the single component elemental materials with nFET WF's are not thermally stable above 700 °C. These materials tend to react with the dielectric making it necessary to consider binary or ternary conducting compounds. Such nFET compounds which are stable above 700 °C include  $W_2N$ , TaN and TaSiN. There are several thermally stable single elemental component materials with pFET work functions. These pFET materials stable above 700 °C include Re, Ru, Co, Rh, Ir, Pd and Pt.

As a first example of using the *in situ* XRD technique to determine thermal stability, a 33 nm Ti film deposited on a 500 nm SiO<sub>2</sub> film annealed at 3 °C/s to 1000 °C in FG and He is shown in Fig. 2. Two theta diffraction angle and x-ray intensity is

plotted as a function of temperature with intensity indicated by a gray scale and contour lines. Figure 2a shows the anneal completed in a FG ambient were the two theta decrease in the Ti(002) peak as a function of temperature deviates from linearity at about 400 °C. This deviation could be caused by the reaction of the Ti with the underlying SiO<sub>2</sub>, the reaction with the N<sub>2</sub> in the FG or the diffusion of oxygen from the surface of the Ti film to the interior. To eliminate the possible effect of N<sub>2</sub> the film was annealed again using the same thermal treatment in an inert He ambient, shown in Fig. 2b. Likewise the deviation from linearity at ~400 °C was still present. Electrical and x-ray reflectivity measurements have substantiated that the Ti does react with SiO<sub>2</sub> at 400 °C as indicated here by *in situ* XRD analysis. In summary, Ti is not an adequate choice for a metal gate material since even in the lower temperature "gate last" process the thermally stability is not sufficient.

In a second example, shown in Fig. 3, a 195 nm RuO<sub>2</sub> films was deposited on the 500 nm thermal SiO<sub>2</sub>. Figure 3a shows an anneal of the film at 3 °C/s to 1000 °C in a FG ambient while *in situ* XRD was monitored. The x-ray contour plot shows the disappearance of the RuO<sub>2</sub>(110) diffraction line at approximately 150 °C. To determine the role of H<sub>2</sub> in the FG ambient on the dissociation of the RuO<sub>2</sub> film a second anneal was performed in a He ambient, shown in Fig. 3b. The film likewise dissociated in He but the temperature stability of the RuO<sub>2</sub>(110) was substantially higher, up to approximately 870 °C. Since the passivation anneal of any gate dielectric must be completed in a H<sub>2</sub> containing ambient the dissociation of RuO<sub>2</sub> at ~150 °C makes it an unacceptable gate metal choice even for the "gate last" process.

As a last example, a 29 nm Pt film was deposited on SiO<sub>2</sub> and annealed to 1000  $^{\circ}$ C in FG while being monitored using the *in situ* techniques. Results are presented in Fig. 4. Figure 4a shows *in situ* normalized optical scattering (0.5 and 5 µm length scales) and normalized sheet resistance as a function of temperature. The optical scattering indicates no substantial roughening since only the background noise is evident. Typical roughening observed for thermal degradation of other films show increases of 1000 times. The resistance curve deviates from linearity at about 300 °C. The decrease / flattening of the curve indicates that the film may be undergoing grain growth.

The *in situ* XRD contour plot, shown in Fig. 4b, indicates the expected linear decrease with two theta for the Pt(111) peak with an increase in intensity as temperature increases. This increase in intensity is also an indication that the film may be undergoing grain growth. From the three techniques there is no indication that the film is unstable up to 1000 °C making Pt a viable metal gate material even in a conventional CMOS integration scheme.

The thermal stability of sixteen gate metal materials in contact with an Al<sub>2</sub>O<sub>3</sub> dielectric was also investigated. Figure 5 summarizes the thermal stability of the materials using a periodic table representation. Each highlighted material has a superscript indicating the type of the work function; "n" nFET < 4.6 eV, "m" mid gap 4.6 to 4.8 eV and "p" pFET > 4.8 eV. The thermal stability of each material is again indicated by the cross hatched pattern. The materials are separated into two groups, those material stable at temperatures less than 700 °C indicated by the vertical stripes and those material stable above 700 °C indicated by the horizontal stripes. The same criteria as used to determine thermal stability on SiO<sub>2</sub> were used here. As shown in the periodic

table all of the single component elemental materials with nFET WF's are not thermally stable above 700 °C. Like on SiO<sub>2</sub> these materials tend to react with Al<sub>2</sub>O<sub>3</sub> making it necessary to consider binary or ternary conducting compounds. There are several thermally stable single elemental component materials with pFET work functions. These pFET materials stable above 700 °C include Re, Ru, Co, Rh, Ir, Ni, Pd and Pt.

Theoretically the stability of the various gate metal materials can be determined by considering enthalpies of formation for their oxides and their melting points. A comparison between the enthalpies of formation for the most stable metal oxides (per mole of oxygen), for the gate metal materials evaluated, is shown in Fig. 6. The SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> dielectric enthalpies of formation are also indicated within ranges of +/-10%. This is a first order comparison since if a reaction does occur a simple binary oxide compound may not form but rather a ternary oxide may result. The gate metals that are thermodynamically unstable on SiO<sub>2</sub>, have enthalpies within the SiO<sub>2</sub> range indicated, include Ti, Zr, Hf, V, Nb, and Ta. Experimentally these metal gate materials were shown to interact with SiO<sub>2</sub> (Fig. 1). Those materials that are thermodynamically and experimentally (Fig. 5) unstable on Al<sub>2</sub>O<sub>3</sub> are Ti, Zr, and Hf.

The melting points of the various gate metal materials studied are shown in Fig.7. For a conventional CMOS process these materials would have to withstand 1000 °C, several second anneals on the dielectrics during the S/D dopant activation. Agglomeration of the materials can be expected if the homologous temperature (anneal temperature divided by the melting point) gets close to 2/3. Therefore those materials with melting points less than about 1500 °C can be expected to be thermally unstable during the 1000 °C activation anneal. The thermally unstable materials include Mn, Co,

Ni, and Al. Experimentally (Fig. 1 and 5) Mn and Al are indeed thermally unstable with Co and Ni being on the edge (Ni on  $SiO_2$  was unstable).

Combining the enthalpy data from Fig. 6 and the melting point data from Fig. 7 the most stable gate metal materials can be determined. The most stable gate metal materials are expected to be Mo, W, Re, Ru, Rh, Ir, Pd, and Pt. The *in situ* analysis techniques employed in this study indeed showed the above listed metal materials to be stable on SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> dielectrics.

#### Conclusion

We have evaluated the thermal stability of 24 different elemental metals and binary/ternary conducting compounds on SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> gate dielectrics. The motivation for the study was to determine the appropriate integration scheme for each material. This integration scheme dictates the maximum processing temperature for the gate metal material. It was found that many of the elemental materials, especially those with nFET work functions, undergo reactions with the SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> gate dielectrics while others became unstable because of melting (Al) or agglomeration (Co, Ni, Pd and CoSi<sub>2</sub>). Two binary compounds, W<sub>2</sub>N and RuO<sub>2</sub>, underwent dissociation in the hydrogen containing ambient. Materials stable above 700 °C include Mo, W, Re, Ru, Co, Rh, Ir, Pd, Pt, W<sub>2</sub>N, TaN, TaSiN and CoSi<sub>2</sub> making them possible choices for integration involving higher temperature processing.

#### Acknowledgements

The authors would like to thank R.A. Carruthers for thin film sputter depositions, H. Kim for CVD W<sub>2</sub>N depositions, E.T. Eisenbraun for CVD Ta<sub>2</sub>N depositions and A. Kellock for Rutherford backscattering spectroscopy (RBS). The work completed at the National Synchrotron Light Source, Brookhaven National Laboratory was conducted under DOE contract DE-AC02-76CH-00016.

#### References

- 1. G.D. Wilk, R.M. Wallace, J.M. Anthony, J. Appl. Phys. 89, 5243 (2001).
- D.A. Muller, T. Sorsch, S. Moccio, F.H. Baumann, K. Evans-Lutterodt, G. Timp, Nature 399, 758 (1999).
- International Technology Roadmap for Semiconductors 2002 Update, 2001 Edition, ITRS Home Page, http://public.itrs.net/files/2002update/2002update.pdf
- D.-G. Park, H.-J. Cho, I.-S. Yeo, J.-S. Roh, J.-M. Hwang, Appl Phys. Lett. 77, 2207 (2000).
- C.H. Lee, H.F. Luan, W.P Bai, S.J. Lee, T.S. Jeon, Y. Senzaki, D. Roberts, D.L. Kwong, IEEE Int. Electron Devices Meet. Tech. Dig., 27 (2000).
- M.L. Green, E.P. Gusev, R. Degraeve, E.L. Garfunkel, J. Apply. Phys. 90, 2057 (2001).
- 7. R. Rios, N.D. Arora, IEEE Int. Electron Devices Meet. Tech. Dig., 613 (1994).
- 8. I. De, D. Johri, A. Srivastava, C.M. Osburn, Solid-State Electron. 44, 1077 (2000).
- S. Murtaza, J. Hu, S. Unnikrishnan, M. Rodder, I.-C. Chen, Proc. SPIE Microelectronic Device Technology II 3506, 49 (1998).
- A. Chatterjee, R. Chapman, K. Joyner, M. Otobe, S. Hattangady, M. Bevan, G. Brown, H. Yang, Q. He, D. Rogers, S. Fang, R. Kraft, A. Rotondaro, M. Terry, K. Brennan, S. Aur, J.C. Hu, H. Tsai, P. Jones, G. Wilk, M. Aoki, M. Rodder, I. Chen, IEEE Int. Electron Devices Meet. Tech. Dig., 777 (1998).
- 11. E. Cartier, J.H. Stathis, D.A. Buchanan, Appl. Phys. Lett. 63(11), 1510 (1993).
- J.H. Stathis, D.A. Buchanan, D.L. Quinlan, A.H. Parsons, Appl. Phys. Lett. 62(21), 2682 (1993).

- 13. D.A. Buchanan, G. Fortuno-Wiltshire, J. Vac. Sci. Technol. A 9(3), 804 (1991).
- 14. N.A. Bojarczuk, J. Vac. Sci. Technol. 18(3), 890 (1981).
- G.B. Stephenson, K.F. Ludwig, Jr., J.L. Jordan-Sweet, S. Brauer, J. Mainville, Y.S.
  Yang, M. Sutton, *Rev. Sci. Instrum.* 60, 1537 (1989).
- 16. H.B. Michaelson, J. Appl. Phys. 48(11), 4729 (1977).

Gate Metal Material	Deposition Method	Thickness (nm)
Titanium	PVD Sputtering	33 nm Ti (20 % O)
Zirconium	PVD Sputtering	33 nm Zr (34 % O)
Hafnium	PVD Sputtering	37 nm Hf (25 % O)
Vanadium	PVD Sputtering	39 nm V (16 % O)
Niobium	PVD Sputtering	30 nm Nb (14 % O)
Molybdenum	PVD Sputtering	32 nm Mo(11 % O)
Tantalum	PVD Sputtering	25 nm Ta(10 % O)
Tungsten	PVD Sputtering	31 nm W (2 % O)
Manganese	PVD Sputtering	33 nm Mn (30 % O)
Rhenium	PVD Sputtering	31 nm Re (2 % O)
Ruthenium	PVD Sputtering	33 nm Re (3 % O)
Cobalt	PVD Sputtering	30 nm Co (7 % O)
Rhodium	PVD Sputtering	31 nm Rh (0.8 % O)
Iridium	PVD Sputtering	32 nm Ir (0 % O)
Nickel	PVD Sputtering	27 nm Ni (4 % O)
Palladium	PVD Sputtering	33 nm Pd (0 % O)
Platinum	PVD Sputtering	29 nm Pt (0 % O)
Aluminum	PVD Sputtering	24 nm Al (27 % O)
Tungsten Two Nitrogen	$CVD W(CO)_6 + NH_3$	25 nm W:N:C:O - 36:58:5:1
Tantalum Two Nitrogen	CVD TaF <sub>5</sub> + NH <sub>3</sub>	39 nm Ta:N:F - 71:28:0.6
Tantalum Nitride	PVD Reactive Sputtering	38 nm Ta:N:O - 42:51:7
Tantalum Silicon Nitride	PVD Reactive Sputtering	50-55 nm Ta:Si:N:O (23-37):(14-39):(35-52):4
Ruthenium Dioxide	PVD Reactive Sputtering	195 nm Ru:O - 33:67
Cobalt Disilicide	PVD Sputtering / Salicide	77 nm Co:Si - 33:67

### Table 1: Evaluated metal gate materials



**Fig. 1** Periodic table indicating the thermal stability of eighteen elemental metals and six metallic compounds on SiO<sub>2</sub> evaluated using *in situ* XRD, resistance and optical scattering analysis techniques. Superscripts just after the chemical symbols indicate the type of work function, <sup>n</sup> – nFET, <sup>m</sup> – mid gap and <sup>p</sup> – pFET. The stripe pattern indicates if the thermal stability is less than 700 °C (vertical stripe pattern) or greater than 700 °C (horizontal stripe pattern).



**Fig. 2** In situ XRD contour plots showing diffraction angle (two-theta) as a function of temperature (°C) for a 30 nm sputtered Ti film on SiO<sub>2</sub> annealed at a heating ramp rate of 3 °C/s up to 1000 °C in a (a) forming gas ambient and (b) He ambient. X-ray intensity is indicated by a gray scale with white as the highest intensity and black the lowest.



**Fig. 3** *In situ* XRD contour plots showing diffraction angle (two-theta) as a function of temperature (°C) for a 30 nm sputtered  $RuO_2$  film on SiO<sub>2</sub> annealed at a heating ramp rate of 3 °C/s up to 1000 °C in a (a) forming gas ambient and (b) He ambient. X-ray intensity is indicated by a gray scale with white as the highest intensity and black the lowest.



**Fig. 4** (a) *In situ* resistance and optical scattering plot showing normalized sheet resistance and optical scattered intensity as a function of temperature ( $^{\circ}$ C) for a 30 nm sputtered Pt film on SiO<sub>2</sub>. The film was annealed at a heating ramp rate of 3  $^{\circ}$ C/s up to 1000  $^{\circ}$ C in a forming gas ambient. (b) XRD contour plot showing diffraction angle (two-theta) as a function of temperature ( $^{\circ}$ C) run simultaneously. XRD intensity is indicated by a gray scale with white as the highest intensity and black the lowest.



**Fig. 5** Periodic table indicating the thermal stability of eighteen elemental metals on  $Al_2O_3$  evaluated using *in situ* XRD, resistance and optical scattering analysis techniques. Superscripts just after the chemical symbols indicate the type of work function work function, <sup>n</sup> – nFET, <sup>m</sup> – mid gap and <sup>p</sup> – pFET. The stripe pattern indicates if the thermal stability is less than 700 °C (vertical stripe pattern) or greater than 700 °C (horizontal stripe pattern).



**Fig. 6** Enthalpies per mole of oxygen for the most stable oxides for seventeen gate metal materials. Ranges (+/-10%) for the enthalpies of SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> are indicated for comparison.



Fig. 7 Melting points (°C) for seventeen elemental gate metal materials, Ta<sub>2</sub>N, TaN and CoSi<sub>2</sub>.