

# IBM Research Report

## Fabrication of Silicon-on-Insulator (SOI) and Strain-Si-on-Insulator (SSOI) Wafers Using Ion Implantation

**Devendra K. Sadana**

IBM Research Division

Thomas J. Watson Research Center

P.O. Box 218

Yorktown Heights, NY 10598

**Michael I. Current**

Frontier Semiconductor

1631 North First Street

San Jose, CA 95112



Research Division

Almaden - Austin - Beijing - Haifa - India - T. J. Watson - Tokyo - Zurich

### BOOK OR CHAPTER

This manuscript has been submitted to a publisher for publication as a book or book chapter. Recipients are advised that copies have been distributed at the author's request for the purpose of editorial review and internal information only. Distribution beyond recipient or duplication in whole or in part is not authorized except by express permission of the author. This report will be distributed outside of IBM up to one year after the IBM publication date.

# **Fabrication of Silicon-on-Insulator (SOI) and Strain-Silicon-on-Insulator (SSOI) Wafers Using Ion Implantation**

Devendra K. Sadana

IBM Watson Research Center, Yorktown, NY 10598 dksadana@us.ibm.com

Michael I. Current

Frontier Semiconductor , 1631 North First Street, San Jose, CA 95112

Silicon-on-insulator (SOI) devices provide for increased chip speed, lower voltage operation and increased resistance to cosmic ray induced ‘soft error’ events. Further device performance is achieved when Si over the insulator is strained in tensile state. Device applications for “thin”-SOI and SSOI” with Si layers less than 1000 nm, rely on ion implantation to form the SOI wafers. The most direct and economical method to form SOI or SSOI is to implant a high dose of  $O^+$  into a Si wafer and, subsequently annealed the implanted wafers with or without a SiGe layer at temperatures  $> 1300C$ . For SOI fabrication, the process is called SIMOX (Separation by IMplantation of Oxygen) whereas for SSOI applications the process is called integrated SIMOX-SGOI. Other methods to form SOI and SSOI wafers use some sort of “layer transfer” process, where high dose implants of light ions are used, either alone or in combination with other processes, to form a weakened layer which is split off from a “donor” wafer. The “donated” layer of Si or strained-Si, sometimes combined with an insulator layer, is bonded to a “handle” Si wafer, forming the final SOI or SSOI wafer. This chapter will describe these implantation methods and some of the applications of SOI and SSOI for advanced electronic and photonic devices.

## ***Contents***

### ***1.0 Introduction: SOI and SSOI transistors***

### ***2.0 SOI fabrication methods***

#### ***2.1 SIMOX***

#### ***2.2 SIMOX-SGOI for Strain-Si***

#### ***2.3 SMART-Cut – SOI***

#### ***2.4 SMART-Cut –SSOI***


#### ***2.5 Atomic layer cleaving***

### ***3.0 Layer lift-off in other materials***

## 1.0 Introduction: SOI transistors


Silicon-on-insulator (SOI) devices were first developed for early satellite and man-in-space exploration systems in the 1960's. The main advantage of SOI devices was their resistance to ionization from solar wind radiation and voltage isolation of the chips. Although most of the early SOI devices were made with Silicon-on-Sapphire (SOS) wafers, a process for making SOI wafers by direct ion implantation of high-dose oxygen, SIMOX (Separation by IMplantation of Oxygen), was developed in the later 1970's [Izumi78].

Today, SOI provide a way to increase the speed of advanced electronics as well as to reduce the power requirements, a major issue for hand-held, battery-powered devices. Compared to similar circuits on bulk Si, SOI CMOS can run at 20 to 50% higher switching speeds and with 2 to 3 time lower power requirements [Fig.1-1]. These improvements in speed and power usage for SOI CMOS are equivalent to 1 to 2 generations of transistor scaling on bulk- Si.




**Figure 1-1. Power drain and access time for bulk and SOI CMOS for drive voltages ranging from 1.2 to 2.5 V. [www.chips.ibm.com/bluelogic]**

The idea of SOI CMOS is to form transistors in a thin layer of crystalline Si that is isolated from the main bulk of the Si wafer by a dielectric (insulating) layer, which is usually SiO<sub>2</sub> [Fig.1-2].




**Figure 1-2. Schematic diagram of a "partially-depleted" SOI-MOS transistor.**

The thickness of the Si-device and buried oxide layers for SOI wafers vary over several orders of magnitude, depending on the applications [Fig. 1-3]. “Thick” SOI wafers (with Si layers thicker than 1  $\mu\text{m}$ ) are used for a wide variety of power switching devices, high-speed bipolar circuits and MEMS (Micro-Electro-Mechanical-Systems). CMOS devices are built on SOI wafers with Si layer thickness ranging from “thin” 50 to 300 nm, to “ultra-thin”, 10 to 50 nm, down to “thin-body” devices in “nano-SOI” with Si layers thinner than 10 nm.




**Figure 1-3. Si device layer and buried oxide layer thickness for various types of SOI wafers.**

An increasingly important advantage of SOI devices is the relatively low probability of “soft error” signal upsets compared to devices on bulk Si. A soft error can occur when an energetic secondary particle, generated in the upper atmosphere by a collision of a gas nucleus with a cosmic ray, collides with a Si atom in a chip [Fig. 1-4]. If a nuclear reaction occurs, a large number of reaction products are produced by the disintegration of the Si nucleus. These reaction products generate ionization trails in the Si die which, if they reach the transistor and memory storage layer, can alter the charges in the IC device leading to an unanticipated change in the signal state. This has long been a major issue for large data systems [Ziegler96] and is a concern for high-data rate transmission networks as well. The probability of a soft error failure is to first order proportional to the volume of Si which is in electrical contact with the device region. Since the thickness of a typical Si-SOI layer is  $\sim 0.1\mu\text{m}$  and a 200 mm wafer is  $\sim 725\mu\text{m}$  thick the volume of Si which is above the buried oxide layer is  $\sim 2.5\%$  of that under a device in a bulk Si chip. SOI devices can be influenced by other radiation-related effects, but the large relative resistance to soft-errors is a significant advantage over bulk Si circuits [Liu99].



*Figure 1-4. Schematic of “soft error” effects for CMOS devices in bulk Si and SOI wafers.*


SOI CMOS transistors are classified by the thickness of the Si-SOI layer relative to the depths of the junctions and depletion layers in the power-up device [Fig. 1-5]. “Partially-depleted” CMOS transistors are formed in Si-SOI layers which are thicker than the depth of the depletion region of the channel [Shahidi99]. For a “fully-depleted” SOI MOS transistor, the channel depth is equal to the thickness of the Si-SOI layer. Such transistors often are built with a “dual gate”, in which one gate formed below the channel in the buried dielectric layer and one in the usual place, above the channel. This provides excellent off-current characteristics. A special case of the fully-depleted SOI MOS transistor is the “thin-body” transistor, where the channel region is thinned to less than 10 nm.



*Figure 1-5. Schematics of partially-, fully-depleted and “thin-body” SOI MOS transistors.*

SOI devices also provide a pathway beyond the multitude of difficulties that are anticipated for scaling of planar CMOS beyond gate sizes of the order of 50 nm. Many of the challenges for CMOS transistors in bulk-Silicon are relaxed or removed when SOI wafers are used. A good example is the control of shallow source/drain junction depths. In bulk-Silicon, obtaining shallow junctions requires careful control of thermal budgets, with the use of rapid thermal annealing “spikes” or laser annealing, to limit both vertical and lateral dopant diffusion while obtaining high dopant activation and adequate defect annealing. With fully-depleted, thin-SOI, where the source/drain junction depth is determined by the Si-SOI layer thickness, the process challenges shift to controlling lateral diffusion and obtaining abrupt lateral junction interfaces.


There is an increasing demand for SOI with ultra thin Si (<30 nm) on 300 mm SOI wafers to improve CMOS performance. Other approaches to boost CMOS performance include conventional scaling via partially and fully-depleted SOI CMOS gates using advanced optical lithography [Fritze00]. It is likely that part of performance boost will require substrate engineering including strain-Si, in conjunction with raised source/drain, high-k dielectrics, and metal gates. Strain-Si can be fabricated in two ways: (i) by creating a strain-Si directly on insulator, and (ii) by creating a relaxed SiGe template on insulator (SGOI) upon which strain-Si is grown. Fabrication of ultra-thin, 300 mm SOI, SGOI or SSOI materials with adequate quality, supply are expected to be met for 45 nm CMOS technology node. Thin-body CMOS has been modeled and investigated with 20-25 nm gates [Choi99, Ernst99] [Fig. 1-6]. In terms of the scaling trends, a channel and extension thickness of  $\approx 5$  nm would be consistent with a gate size of  $\approx 10$  nm, which is 5 times smaller than the perceived “end of the roadmap” for CMOS transistors built on bulk-Silicon wafers.



**Figure 1-6. Schematic of a thin-body SOI MOS transistor and modeled current characteristics [Choi99].**

The extension of layer transfer techniques beyond SOI could provide “laminated electronics” substrates for integrated electrical and photonic signal processing [Fig. 1-7]. The basic components of these materials are (1) fully-depleted SOI CMOS with provisions for dual gates and high-mobility channel layers, (2) thin (<20 nm) Si layers for growth of high-quality

optical layers (GaAs, GaN, InP, etc.) by “compliant substrate [Zang98] techniques and (3) optical couplers and signal routers [Wada00].



**Figure 1-7. Schematic of a “laminated electronics” “Master Slice” wafer and device layers combining fully-depleted SOI CMOS transistors, optical input/output devices and layers for optical signal coupling and routing.**

## 2.1 SIMOX :

### 2.1.1 Products & Scalability

State-of-the-art SIMOX is dominated by Modified Low Dose (MLD) SIMOX with multiple choices SOI thicknesses with a fixed BOX thickness ( $\sim 1450\text{\AA}$ ) (Table 2.1.1). It is clear that MLD SIMOX have excellent thickness and thickness uniformity control, high integrity of BOX with very low short density ( $< 0.2\text{ cm}^{-2}$ ), and levels of metallic contamination are at or below detection limit. There are several reasons why SIMOX is an attractive process for SOI fabrication. First, it is quite manufacturable as it involves only two main process steps, implantation and annealing, both of which have been practiced by Si IC industry for many years. Second, it is a very scalable process both in terms of implantation dose and beam current. There is a straightforward relationship between the implant dose and cost, i.e., lower the implantation dose, lower the SIMOX cost. Alternatively, higher the beam current for a given dose, lower the cost assuming the equipment cost is not significantly impacted by higher beam current. There are challenges, however. With lowering of the dose, especially when peak concentration is well below ( $< 1/2$ ) that is required for stoichiometric  $\text{SiO}_2$ , BOX integrity may be adversely affected for thicker oxides (i.e.,  $1000\text{ \AA}$  or higher). New implant and/or annealing concepts have to be applied to enhance coalescence of oxide precipitates and formation of a continuous BOX. This will be discussed in the ensuing sections.


### 2.1.2 High Temperature Implantation

Since the SIMOX process requires extremely high fluences of oxygen ( $10^{17}$ -  $10^{18}\text{ cm}^{-2}$ ), the Si substrate temperature is raised to a few hundred degrees (typically above  $500^\circ\text{C}$ ) to enhance dynamic annealing of implantation induced damage [Reeson88, Li92]. In earlier generations of commercial oxygen implanters high power generated by high ion beam currents (40-60 mA) was used to achieve wafer temperatures  $> 500^\circ\text{C}$ . However, this approach greatly limited the range of implant energies and beam currents under which SIMOX process could be practiced. For example, beam energies had to be greater than 150 keV and beam current had to be greater than 40 mA to achieve the required wafer temperature. Consequently, early SIMOX work in the sub 100 keV regime was limited to research laboratories where high implant temperatures could be

achieved independently of the beam power by using conventional resistively heated wafer holders. This latter work clearly demonstrated dose regimes where a continuous BOX could be formed at low energies. Modern SIMOX implanters, however, provide independent control of wafer heating via halogen lamps thus enhancing the SIMOX process window down to energies lower than 100 keV.


**2.1.3 SIMOX: As-Implanted Microstructure vs Oxygen Dose at > 500 C**

The microstructure of as-implanted SIMOX depends on the implant conditions. For example, in the case of standard-dose SIMOX where the dose is  $1.8 \times 10^{18} \text{ cm}^{-2}$  at 200 keV, a buried oxide layer has already formed in the implanted region [Fig 2.1-1]. Highly damaged and irregular structure is present on either side of this buried oxide layer. On the other hand, in the case of low-dose SIMOX with a dose of  $4 \times 10^{17} \text{ cm}^{-2}$  and below at > 150 keV only a buried band of damage clusters intermixed with oxide precipitates is present in the implanted region. The density of  $\text{SiO}_x$  precipitates submerged in the damage band increases with dose until a semi-continuous but thin oxide region forms at a dose of  $5\text{-}6 \times 10^{17} \text{ cm}^{-2}$  (Fig 2.1-2). The thickness and continuity of the oxide region increases with dose. There appears to be a correlation between increased oxide precipitation in the damage band in the as-implanted material and an increase in the density of Si inclusions in the annealed wafers [Bagchi96]. The Si inclusion density begins to decline at doses which are significantly higher than those theoretically needed to achieve stoichiometric  $\text{SiO}_2$ . Excess implanted oxygen consumes the disordered Si and oxide precipitates or other nucleation sites by internal oxidation [Current96].



*Figure 2.1-1. Cross-section TEM micrographs of standard-dose SIMOX before and after anneal. Note the formation of a buried oxide layer in the as-implanted sample (a). The surface region in (a) is crystalline albeit highly defective.*





**Fig. 2.1-2. Cross-section TEM micrographs showing damage distribution in as-implanted SIMOX as a function of the oxygen dose. Note the formation of an oxide layer at  $> 6 \times 10^{17} \text{ cm}^{-2}$ . The surface region in all samples is crystalline due to dynamic annealing during the implant.**

## 2.1.4 SIMOX: Annealed

### a. Standard Dose

Annealing kinetics of standard dose SIMOX is vastly different than low-dose SIMOX because of their vastly different oxygen concentrations and damage structures in the implanted region [Figs 2.1-1a and 2.1-2a-2.1-2e]. Typical annealing for standard dose SIMOX is carried out at temperatures  $> 1300^\circ\text{C}$  for 4-8 hours in Ar or  $\text{N}_2$  ambient with low concentrations of  $\text{O}_2$  (0.5-2%) [Celler86, Margail92]. A complex mechanism involving first the growth of oxide precipitates above the BOX followed by their dissolution takes place during annealing. The oxygen released by the oxide precipitates is absorbed by the upper Si/BOX interface increasing the overall thickness of the BOX. Simultaneously, annihilation of voids and other defects at the surface takes place via interaction with Si interstitial, vacancies and their complexes. The end result is a SOI material with a dislocation density in the range  $10^5 - 10^7 \text{ cm}^{-2}$  with an SOI thickness of  $< 2000 \text{ \AA}$ , and BOX thickness of  $\sim 4000 \text{ \AA}$ . The density of dislocation depends on the implant dose, temperature, and the resultant stresses in the as-implanted material.

Early development of SIMOX from 1970s to early 1990s was dominated by the standard dose process. The dose window was defined by the stoichiometry requirements of  $\text{SiO}_2$  in Si. Despite its initial success in demonstrating high yielding ICs, the process is no longer used for CMOS applications because of low throughput and high cost. The process is quite time consuming and is unattractive for high volume production. A typical modern SIMOX implanter with a nominal 50 mA of  $\text{O}^+$  beam current has the maximum output of only  $\sim 25$  wafers of 200 mm diameter per day with around the clock operation. However, it still has limited application for optical waveguides.

### b. Low Dose


A focused effort has been underway since early 90s to develop a high throughput, low-dose SIMOX process for Si IC applications. The BOX thickness cannot be reduced indefinitely because it has to be thick enough to avoid capacitive coupling of devices and circuits formed in the SOI with the underlying Si substrate. Work performed under a DARPA funded Low Power

Electronics program at IBM during 1995-99 indicates that a BOX thickness of  $\sim 1000 \text{ \AA}$  is sufficient to avoid capacitive coupling. SOI circuits formed on such a BOX maintain the same performance advantage over the bulk-Si technology as that achieved with a  $4000 \text{ \AA}$  BOX. This BOX thickness reduction corresponds to a decrease of x4 or more in the oxygen dose compared to that used to form the standard dose SIMOX.

Low dose SIMOX effort in the last decade can be divided into two categories: (i) dose regime of  $4 \times 10^{17}$ - $1 \times 10^{18} \text{ cm}^{-2}$  at energies of  $> 150 \text{ keV}$ , and (ii) dose regime of  $< 3 \times 10^{17} \text{ cm}^{-2}$  at energies of  $< 100 \text{ keV}$ . The former is aimed at SOI thicknesses of  $> 500 \text{ \AA}$  for partially-depleted devices, and the latter is aimed at SOI thicknesses of  $< 500 \text{ \AA}$  for fully-depleted devices. Most of the work until now has concentrated in the first category because high volume CMOS products have been designed around partially depleted devices. Furthermore, from the material development point of view, the use of thicker SOI can be extended to fully depleted SOI by simply thinning the SOI layer by thermal oxidation. It is also possible to develop a reverse process whereby fully depleted SOI is converted into partially depleted SOI by growing an epitaxial-Si layer on the former. The latter may be undesirable for two reasons (a) additional tooling and process cost, and (b) reduced thickness control of the SOI layer as the epi-Si layer may introduce thickness non-uniformity of 1-2%.

When learning from standard dose annealing is applied to low-dose SIMOX, a discontinuous oxide is typically created. The oxygen implanted region often consists of two discrete layers of broken oxide precipitates corresponding to the peak regions of the damage and implanted oxygen. Formation of a continuous and high quality BOX in low-dose SIMOX has been an active area of research in the last 10-12 years. Low dose SIMOX of category (i) has been produced by three widely different processes which are discussed below.

**I. Non-ITOX:** This process is an extension of that used for standard dose SIMOX. Wafers are typically implanted in the dose range  $4$ - $10 \times 10^{17} \text{ cm}^{-2}$  either in single or multiple steps followed by annealing at  $> 1300^\circ\text{C}$  in single or multiple steps in primarily inert atmosphere mixed with low concentration ( $< 5\%$ ) of oxygen. The thickness of the BOX corresponds closely to that expected from the implanted dose. For example, a dose of  $4 \times 10^{17} \text{ cm}^{-2}$  corresponds to a BOX thickness of  $\sim 1000 \text{ \AA}$  [Fig 2.1-3] [Kilner93].



**Fig. 2.1-3.** Cross-sectional TEM micrographs of 70 keV SIMOX before and after high temperature annealing. Dose:  $3.3 \times 10^{17} \text{ cm}^{-2}$ , Imp Temp:  $680^\circ\text{C}$ . Note the BOX thickness of

approximately  $700\text{\AA}$  (Fig. 2.1-3b) corresponds closely in value to what is expected from implant dose. [Kilner9].

**II. ITOX:** This annealing process is very effective in improving the BOX quality when the implanted oxygen dose is around  $4 \times 10^{17} \text{cm}^{-2}$  (so called Izumi window). The annealing is conducted at  $> 1300\text{C}$  in an ambient that consists of inert gas (typically Ar) mixed with high concentrations of oxygen, typically in the range 30-60% [Nakashima93,94]. Under such annealing conditions, not only does oxygen reacts with the Si surface to form the surface oxide but it also diffuses into the Si in significant amounts. The upper-Si/BOX interface acts as a sink for the diffusing oxygen and additional thermal oxide-like BOX is formed on top of the implanted BOX. Figure 2.1-4 shows the relationship between the ITOX induced oxide growth and the thermal oxide growth on the surface during annealing at  $1350^\circ\text{C}$ . The electrical quality of this BOX (as determined by its breakdown field) is superior to that of the BOX formed without the ITOX [Fig 2.1-7]. The BOX thickness can be increased in a predictable manner for a given anneal temperature and oxygen concentration. The BOX thickness therefore has two components, the implanted dose component which forms the lower part of the BOX, and the thermal oxide component which forms the upper part of the BOX.. Figure 2.1-5 shows the relationship between the ITOX induced oxide and the reciprocal of annealing temperature [Nakashima93,94]. Typically, ITOX induced BOX thickness is 8-10% of the surface oxide. Under practical implant conditions, however, ITOX induced BOX thickness is limited to  $< 800\text{\AA}$  for previous generation of implanters which run at a maximum beam energy of 210 keV. The maximum Si thickness that is available to form the surface oxide for a 210 keV  $\text{O}^+$  implant is limited to  $\sim 3500\text{\AA}$  which limits the maximum surface oxide growth to  $< 7500\text{\AA}$ , and hence the maximum ITOX thickness to  $< 800\text{\AA}$ . Fig 2.1-4 shows ITOX data from 180 keV oxygen implants where the maximum Si thickness available is  $\sim 2500\text{\AA}$ , and the maximum ITOX is  $< 600\text{\AA}$ . XTEM micrographs of Figure 2.1-6 compare the BOX in non-ITOX and ITOX wafers, and




Fig. 2.1-4. Internal thermal oxidation induced buried oxide thickness vs the oxide grown on the surface of the SIMOX during annealing at  $1350^\circ\text{C}$ . (Nakashima94).




Fig. 2.1-5. Internal thermal oxidation induced oxide thickness vs reciprocal of annealing temperature ( $1/T$ ). The surface oxide thickness was  $\sim 400\text{nm}$  and was kept constant for all temperature. [Nakashima1994]

confirm the oxide growth data in Figs 2.1-4 and 2.1-5. Since top region of the BOX in ITOX wafers is thermal oxide, the BOX properties, such as breakdown voltage and short density show marked improvement as shown in Figure 2.1-7 [Nakashima00].






Fig. 2.1-6. Cross-sectional TEM micrographs showing the BOX formation: (a) with, and (b) without ITOX. (b. Implant conditions: 180 keV,  $4 \times 10^{17} \text{ cm}^{-2}$ . Anneal Temp:  $1350^{\circ}C$  [Nakashima94, Nakashima, 00]




*Fig. 2.1-7. Improvement in the electrical quality of the BOX by ITOX. Both the breakdown field and short density improve by ITOX [Nakashima00]*

**III Modified Low Dose (MLD) SIMOX :** This is a powerful SIMOX manufacturing process which allows the formation of high quality SIMOX over a continuous range of oxygen doses spanning from low dose ( $\sim 6 \times 10^{17} \text{ cm}^{-2}$ ) to ultra low-dose ( $2 \times 10^{17} \text{ cm}^{-2}$ ). The BOX thickness can be varied from 800 to 2000Å whereas the SOI thickness can be varied from 2000Å-200Å depending on the application. The process utilizes the following three major steps: (i) implanting a base dose of  $^{16}\text{O}^+$  ions (in the range described above) into a hot ( $> 200\text{C}$ ) Si substrate at energies of  $> 100 \text{ keV}$ , (ii) cooling down the substrate to nominal room temperature and amorphizing a part of the implanted region in (i) by another very low-dose  $\text{O}^+$  implant (the touch up RT implant) [Holland96], and (iii) subsequently annealing the composite structure at  $> 1300\text{C}$  under conditions which enhance internal thermal oxidation at the implanted region [Sadana97]. Like process II, thermal oxide grows at the upper BOX interface in MLD SIMOX. However, the damage created by the touch up RT implant has two advantages over processes I and II described above: (i) it enhances BOX continuity in the dose regime of  $< 4 \times 10^{17} \text{ cm}^{-2}$ , i.e., it extends the Izumi window into a much lower dose regime, and (ii) it also enhances ITOX by almost  $\times 1.5$  or more compared to process II (Fig 2.1.8). Depending on requirements of the




**Fig 2.1-8. Modified low dose showing (i) enhanced ITOX (see calculated vs experimental curves), (ii) formation of a continuous BOX at doses (all the way down to  $\sim 2E17$  cm<sup>-2</sup>) well below Izumi dose window, and (iii) a continuum of doses where a continuous BOX can be formed.**

final SOI thickness, values of ITOX induced BOX can be up to  $\sim 1000\text{\AA}$  (e.g., Si,  $< 300\text{\AA}$ ). Consequently, the BOX layer can be predominantly thermal oxide-like. Typical intrinsic breakdown field in the state-of-the-art MLD SIMOX (550A SOI or below) is  $\sim 7$  MV/cm which compares quite favorably with the breakdown field of  $\sim 8$  MV/cm in bonded SOI where the BOX is made up of pure thermal oxide. The BOX short density in MLD 550A is also comparable to that in the bonded SOI ( $< 0.2$  cm<sup>-2</sup>). Figure 2.1-9 shows a XTEM micrograph of the 550A MLD SIMOX. This material is presently being qualified for 0.1  $\mu\text{m}$  generation CMOS technology at IBM.




**Fig 2.1-9. A XTEM micrograph showing state-of-the-art MLD 550 A SIMOX (Based on patent by Sadana97).**



**Figure 2.1-10. BOX thickness and corresponding BOX breakdown field ( $E_{bd}$ ) in SIMOX vs the implanted oxygen dose. Note that at a dose of  $2 \times 10^{17} \text{ cm}^{-2}$  the  $E_{bd}$  is  $\sim 8 \text{ MV/cm}$  whereas at a dose of  $4 \times 10^{17} \text{ cm}^{-2}$   $E_{bd}$  drops down to  $5 \text{ MV/cm}$ .**

Figure 2.1-10 highlights the scalability of the SIMOX process as SOI applications move towards  $0.1 \mu\text{m}$  and beyond CMOS technology generations. The intrinsic electrical quality of the BOX improves dramatically as the base dose of  $\text{O}^+$  decreases. This phenomenon occurs because the ITOX fraction of the BOX increases with respect to the implanted fraction of the BOX as the  $\text{O}^+$  dose. From manufacturing point of view, one produces better SIMOX at a lower cost! A



**Fig. 2.1-11. SOI Thickness vs CMOS Technology Generation for PD device design.**

throughput of > 6 wafers/hr is achievable in production mode with the current generation of oxygen implanters if  $O^+$  doses of  $< 3 \times 10^{17} \text{ cm}^{-2}$  are used. The structural and electrical qualities of the BOX in MLD SIMOX are expected to continue improving concomitant with decreasing oxygen dose. This trend is driven by the SOI thickness scaling for future generation CMOS technology. Thinner SOI means more ITOX as more Si is available for oxidation (so long as the  $O^+$  implant energy is fixed), and therefore for a fixed BOX thickness less oxygen dose is required. Figure 2.1-11 shows the SOI thickness roadmap for various CMOS technologies.

### **Standardization of SIMOX via MLD SIMOX**

There has been a deliberate move in the last few years to standardize SIMOX process for high volume IC production. Since SIMOX can be produced in a variety of ways, it has always been difficult in the past to decide which choice of SIMOX is most suited for IC applications. In addition, there was no compelling reason to try out product based test vehicles, such as microprocessors, high density SRAMs etc that could be tried to determine which particular make of SIMOX was most qualified for high volume IC requirements. However, since 1997 when IBM announced its CMOS SOI technology, it has been shown that microprocessors built on MLD SIMOX yield equivalent to those built on bulk-Si. Now, more than three generations of CMOS SOI technology has been qualified on MLD SIMOX, and this material is becoming one of the leading candidates for SOI wafer supply for the semiconductor industry.

#### **2.1.5 Silicon Germanium on Insulator (SGOI) by SIMOX Method**

The SIMOX method has recently been extended to form SGOI for strain-Si on insulator (SSOI) applications. Strain-Si is desirable to improve electron mobility, and hence improve performance of CMOS. There are two methods to create SGOI via the SIMOX process. In the first method,  $O^+$  is implanted into a SiGe layer grown on a Si substrate followed by a high temperature SIMOX-like anneal. The SiGe layer could be either pseudomorphic or relaxed (e.g., a SiGe graded buffer layer). In the second method, a pseudomorphic SiGe layer is grown on a Si substrate that has already undergone SIMOX-like oxygen implant but has not been annealed. The composite structure subsequently undergoes MLD SIMOX-like anneal. Figure 2.1.12 depicts the concept of the latter SGOI process. It is interesting to note that highly relaxed SGOI (> 80%) is created. Target Ge composition in these layers is typically 15-20%. High quality strain-Si layer have successfully been grown on the SGOI layer and the process has been implemented on 300 mm diameter Si wafers.



## Integrated SIMOX and SGOI Process




Figure 2.1.12 SSOI by integrated SIMOX-SGOI process.


### 2.1.6 Characterization of SOI Materials

Not only has the task of fabrication of SOI material challenging but equally challenging has been its screening for product worthiness. Many of the optical and electrical characterization techniques developed earlier for bulk-Si cannot be directly applied to SOI materials because of the presence of the BOX. Furthermore, characteristics of the defects that limit device and circuit yield in SOI are still not fully understood. Despite these limitations, remarkable progress has been made in evaluating SOI to a point where one can sort the good material from the bad material for product with high confidence. Some of the main parameters for evaluation include: (i) SOI thickness and thickness uniformity, (ii) BOX thickness and uniformity, (iii) HF-defect density, (iv) dislocation density, (v) surface roughness, (vi) surface pitting, (vii) concentration of metallic contaminants, (viii) carrier mobilities in the SOI region, (ix) fixed charge in the BOX, and at the Si/BOX interface. Table 2.1.1 summarizes typical physical and electrical parameters in various types of SIMOX material available commercially in the market today.


#### Physical Characterization

This section will focus on characterization of parameters (i)-(vii) listed above. SOI thickness and thickness uniformity are two key parameters that can impact the device and/or circuit operation and reliability. These become even more critical for circuits based on fully depleted device design. Thickness and thickness uniformity are generally measured by spectroscopic ellipsometry, or by other multi-wavelength spectroscopic tools. Thickness uniformity of <1% is routinely achieved for SIMOX. Highly sophisticated thickness mapping tools with fast turnaround time have been developed, such as IPEC's Acumap 2. In this tool, over 30,000 measurements are made in about 1 min, and the data is converted into printable thickness maps

within 2 minutes. Examples of typical thickness maps of SOI layers are shown in Figs 2.1-13a and 2.1-13b for commercial bonded SOI and low-dose SIMOX, respectively for 0.18 um CMOS technology. It is clear that uniform SOI layers can be produced by both methods.




**Fig. 2.1-13a. A typical thickness map commercial bonded SOI prepared by Unibond process. SOI and BOX thicknesses are ~ 1550 and 1450Å, respectively. Max-min thickness variation is ~100 Å (Courtesy, H. Hovel, IBM)**




**Fig. 2.1-13b. A typical thickness map low-dose SIMOX. SOI and BOX thicknesses are 1250 and 1450Å, respectively. Max-min thickness variation is ~ 80Å (Courtesy, H. Hovel, IBM)**

As CMOS technology advances towards 0.1 um and beyond regime, the SOI thickness decreases dramatically along with tighter specifications for the SOI thickness uniformity. Figure 2.1-14 below shows thickness maps of 300 mm SOI wafers with a nominal layer thickness of 550Å. Even at such thickness both MLD SIMOX and bonded SOI technologies have demonstrated thickness uniformity range of < 40Å.



**Fig. 2.1-14a. A typical thickness map commercial bonded SOI prepared by Unibond process. SOI and BOX thicknesses are ~ 550 and 1450Å, respectively. Max-min thickness variation is ~40 Å (Courtesy, H. Hovel, IBM)**




**Fig.2.1-14b. A typical thickness map low-dose SIMOX. SOI and BOX thicknesses are 550 and 1400Å, respectively. Max-min thickness variation is ~ 30Å (Courtesy, H. Hovel, IBM)**

One of the most simple and important techniques for SOI evaluation is HF etching. The starting SIMOX or any other kind of SOI material is dipped in concentrated HF (49%) for several minutes (typically 20-30 min) to highlight any weaknesses in the SOI layer. If there is any path for HF to diffuse through the SOI layer into the underlying BOX, a HF-defect is created [Sadana94,96]. A HF-defect is disc-shaped and its size depends on the length of the HF exposure, and type of the defect. The major cause of HF-defects in SIMOX is particles that are generated in the implanter. The particles can be metallic or non-metallic. Generally speaking, a particle on the Si surface during O<sup>+</sup> implant shifts the peak of the implanted oxygen profile towards the Si surface such that the resulting BOX may intersect the surface and form an HF defect. In the case of a metallic particle, an HF-defect site may be created where the particle reacts with the underlying Si to form a silicide and/or a silicate (hot implant) region. HF is known to react with silicides. Depending on the origin of an HF defect, there may be a finite incubation period (extending from a few seconds to a few minutes) before the defect becomes visible under an optical microscope. A prolonged HF exposure (> 20 min) is therefore recommended to highlight tenacious defects with a long incubation time. HF-defect density in commercial MLD SIMOX has been reduced to a below detection level (< 0.1 cm<sup>-2</sup>).


Another important parameter to control is surface roughness and pitting which can routinely be monitored by atomic force microscopy (AFM). Typical RMS values of surface roughness for MLD SIMOX and bonded SOI are 4-7 Å, and 1-1.5 Å, respectively on a 10 μm x 10 μm area. It is generally found that if AFM is performed on the BOX after removing the top SOI layer, the roughness depends on the annealing procedure used. Improving roughness of the SOI surface as well as BOX/SOI interface is critical for thin SOI material.

### **Electrical Characterization**

The presence of the BOX in SOI material makes it possible to form a pseudo-MOSFET by using BOX and substrate as the gate oxide and gate electrode, respectively, and two contacts on the SOI layer as source and drain. Earlier pseudo-MOSFET work utilized two point contacts on the SOI region for source and drain connections [Liu90, Cristoloveanu95]. However, the point contacts act as Schottky barriers and the transfer characteristics of the pseudo-FET are pressure sensitive. More recently, HgFET technique has been developed in which a combination of broad area Hg electrodes coupled with special surface treatment with HF:H<sub>2</sub>O are used to overcome the limitations of point contacts [Hovel97]. Measurements in the linear region show that the Hg electrodes are Ohmic to electrons and Schottky-like to holes immediately after the surface treatment, but become Ohmic to holes and Schottky-like to electrons after a certain period of time. Therefore, both NFET and PFET transfer characteristics can be obtained by the HgFET technique which was not possible by the point contact pseudo-FET technique. Figures 2.1-15 and 2.1-16 include Id-Vd curves for state-of-the-art commercial SIMOX and bonded SOI wafers, respectively. Both figures show very comparable electrical quality of the SOI layer. It is interesting to note that contrary to common belief, low-field electron and hole mobilities of MLD SIMOX are quite close in values to those of the starting Si substrate (Table 2.1.1). Fixed charges at the upper Si/BOX interface, and in the BOX are typically quite low. The BOX integrity as measured by its breakdown field and number of shorts (or low breakdown field sites) is extremely good for both bonded SOI as well as MLD SIMOX (< 0.2 cm<sup>-2</sup>).



**Figure 2.1-15. Id-Vd curves from MLD SIMOX by the HgFET technique. It is clear that the SOI layer has high electrical quality (Courtesy, H. Hovel, IBM)**



**Fig. 2.1-16. Id-Vd curves from commercial bonded SOI (Unibond) by the HgFET technique. It is clear that the SOI layer has high electrical quality (Courtesy, H. Hovel, IBM).**

BOX shorts in MLD SIMOX are primarily created by the particles which deposit on the surface during implantation and block  $O^+$  beam from entering the surface. The BOX under is either discontinuous or absent depending on the size of the particle. Large Si inclusions can form within

the BOX when implant dose exceeds  $4 \times 10^{17} \text{ cm}^{-2}$  at energies of 170-200 keV. Such BOX can be leaky. Table 2.1.1 includes typical short densities in commercial MLD SIMOX.

**Table 2.1.1: Physical and electrical properties of modern commercial MLD SIMOX**


Parameter	Units	MLD SIMOX
Silicon Thickness	$\text{Å}^\circ$	200 - 1600
Si Thickness Unif (1 Sigma)	$\text{Å}^\circ$	7 - 10Å
BOX Thickness	$\text{Å}^\circ$	1200 - 1500
HF-Defects Density	$\text{cm}^{-2}$	< 0.1
Dislocation Density	$\text{cm}^{-2}$	< $10^4$
Stacking Fault Tetrahedara	$\text{cm}^{-2}$	< $10^5$
Surface Roughness (10um x 10um)	$\text{Å}^\circ$	4 - 7
Metallics (TXRF)	$\text{cm}^{-2}$	< $10^{11}$
Short Density	$\text{cm}^{-2}$	< 0.2
Electron Mobility	$\text{cm}^2/\text{V-s}$	650 - 850
Hole Mobility	$\text{cm}^2/\text{V-s}$	200 - 325
Oxide Charge	$\text{C}/\text{cm}^{-2}$	$1.5 - 3 \times 10^{11}$
Interface State Density	$\text{cm}^{-2}\text{eV}^{-1}$	$1 - 3 \times 10^{11}$
Transconductance (Gmsat)	mS	900 - 1200

### 2.1.7 SIMOX: Present and Future Developments

The material quality of SIMOX has improved markedly in the last two decades. This progress has accelerated markedly to meet ever tightening specifications of the starting SOI substrate. 300 mm MLD SIMOX wafers with highly uniform SOI films (range <  $35 \text{ Å}^\circ$ ) are being routinely produced for SOI based CMOS products. In parallel, there have been some noteworthy improvements in SIMOX equipment as well in the last 2-3 years: (i) increasing wafer diameter from 200 to 300 mm for implantation, (ii) increase in  $\text{O}^+$  beam current from 50 to 100 mA (iii)  $\text{O}^+$  beam energy increase from 210 to 240 keV, and (iv) and reduction in particle levels from 1500 to < 500 (0.2 um). Majority of particles have been shown to be generated at pins which hold wafers. Other sources of particle include beam line components that may shower particles when exposed to the beam either due to slight misalignment in its trajectory, or due to high space charge that causes beam blow-up. However, there still remains ample room for improving cost of ownership for SIMOX process. These could be addressed by building SIMOX implanters that could provide  $\text{O}^+$  beam currents in several hundreds of mA in conjunction with MLD SIMOX processes with much reduced oxygen dose that that in use presently. More importantly, dramatic reduction in wafer handling time during implantation is required. The handling time in the state-of-the-art implanter is nearly 20-30% of the total implant time. Annealing issues that need attention for 300 mm SIMOX include (i) slip at the edges of a 300 mm SIMOX wafer, and (ii) increased flat temperature zone to increase wafer batch size (from 50 to 75 wafers) to reduce cost of ownership. In the long term, the implanter needs to be further modified to (i) increase flexibility of choosing ion species other than  $\text{O}^+$  only, such as,  $\text{O}_2^+$ ,  $\text{N}^+$ ,  $\text{N}_2^+$  etc. (ii) to increase implant temperature capability to higher than 600C, and (iii) to widen the implant energy window both in the low and high energy regimes, e.g., 10 - 300 keV, rather than the present energy regime of 40-240 keV. These improvements are necessary to allow wider range of SOI applications by the SIMOX process.

### Advanced Products on SIMOX

SOI based products are already pervasive in PC and server markets. Many major IC manufacturers are in active pursuit of developing future generation SOI products. Typical products include, programmable gate arrays, static or dynamic memory (SRAM or DRAM), microprocessors and ASICs. A SOI based Giga processor test chip developed by IBM is shown in Fig 2.1-17. This test chip was fabricated using IBM's 0.18 um CMOS technology and contains over 170 million transistors.




*Fig.2.1-17. A schematic layout of a Power4™ Processor by IBM.*

SOI also has enormous potential in extending performance advantage from chip level to system-on-chip level (SoC). It is believed that future performance increase beyond technology enhancements will come from SoC fabricated on patterned SOI. There are several approaches to building SoC on patterned SOI. In one approach logic circuits will be fabricated on the patterned SOI region, whereas DRAM and analog circuits will be fabricated on an adjacent bulk-Si region [Iyer00]. Another approach includes fabrication of cell and sense amplifiers on the bulk-Si but peripheral circuits on the SOI. Yet another approach is to fabricate both the memory (DRAM) and logic circuits on SOI. It is too early to predict which of these approaches will be the frontrunner in future. It will be dictated by several factors which are technology and pattern specific, such as, the quality of the SOI (retention time for DRAMs) region, control of lateral straggle, step height at the boundary between the SOI and bulk-Si region, and the presence of dislocations at the SOI/bulk-Si boundary, just to name a few.

A feasibility study at product level was performed on patterned SOI using 64Mb DRAM addressable memory (ADM) as the learning vehicle. In this study a checkerboard pattern was used to create patterned SIMOX such that every alternate chip was either SOI or bulk-Si. It is shown that retention time in the SOI region is equivalent to that in the bulk-Si [Fig 2.1-18]. Yield monitors of 64Mb DRAM showed equivalent yields on the SOI and bulk-Si regions [Iyer00].

Recently, successful implementation of eDRAM technology in 0.13  $\mu\text{m}$  technology was demonstrated [Ho et al, 200]. Based on the ring oscillator tests, the use of 0.13  $\mu\text{m}$  SOI logic devices improves switching speed by  $\sim 20\%$  over 0.13  $\mu\text{m}$  bulk-Si technology at 1.2 V<sub>dd</sub>.




**Fig. 2.1-18.** A comparison of retention times in bulk-Si, annealed bulk-Si and SOI in a 64Mb DRAM test chip. It is interesting to note that there is no noticeable difference in the SOI retention time compared to the control bulk-Si [Iyer00].

### Layer Transfer or “Bonded” SOI and SSOI Wafers

Another approach to form SOI wafers is to bond device-grade Silicon wafer containing a “splitting region” to another “handle” wafer. Then the bonded pair is separated by some process to leave the SOI layer attached to the handle wafer. “Layer transfer” concepts allows for considerable freedom in generating the “splitting region” and the bond interface and can be scaled to high production volumes. This has led to the development of at least three production methods for fabrication of SOI wafers, Smart-Cut™, NanoCleave™ and ELTRAN™. The splitting process can be extended to create strain-Si on insulator (SSOI) wafers by transferring a strain-Si layer grown over a relaxed SiGe graded buffer layer onto a handle wafer with an oxide layer.

### 2.2 SMART-Cut™ Process

The Smart-Cut process uses high-dose of hydrogen implants ( $5 \times 10^{16}$  to  $1 \times 10^{17}$  H/cm<sup>2</sup>) to generate a splitting region in the bonded Si through formation of a network of hydrogen bubbles during a thermal anneal [Brael96]. The basic process flow for Smart-Cut is shown in Fig. 2.2-1.




**Figure 2.2-1 process flow for layer transfer using Smart-Cut.**

The layer splitting process occurs as a rapid fracture of the Si layer (in the order of ms) once the fracture conditions are reached during the thermal anneal after the implant and bonding process. The Smart-Cut process builds on the extensive studies of the formation of “blisters” by implanting semiconductor materials with high-doses of light ions (usually H or He) [Chu77, Ascheron89]. The blisters form when internal gas bubbles grow together and locally deform the implanted region. When the stress is high enough, the internal gas pressure breaks of the entire implanted layer at a depth close to the implant damage depth [Ascheron89, Hochbauer99].

The time for the fracture conditions to be established depends on the anneal temperature, the implant conditions (dose, energy), the bonding process and the doping levels in the Si layer. Some of these kinetics are shown in Fig. 2.2-2. The “standard” process uses a 69 keV H<sup>+</sup> implant at a dose of  $5.5 \times 10^{16}$  H/cm<sup>2</sup> and the “high dose” condition is  $10^{17}$  H/cm<sup>2</sup>. There is a sharp transition between a high activation energy (1.4 to 2.5 eV) regime at low temperatures and a low activation (~0.47 eV) process at higher temperatures. The 0.47eV activation energy is comparable to the energy for diffusion of atomic Hydrogen in lightly doped Silicon, suggesting that at the higher temperatures the limiting factor is the diffusion of Hydrogen into the fracture region.






**Figure 2.2-2 Kinetics of the time needed to establish the Smart-Cut fracture conditions.**

The details of the Smart-Cut fracture depend on the chemistry of Si-H bonds at internal surfaces created by the implant damage and the formation of Hydrogen filled bubbles that provide the internal stress leading to the fracture event [Weldon97, Weldon99]. Changing the doping levels from  $\sim 10^{14}$  to  $5 \times 10^{20}$  B/cm<sup>3</sup> shifts the transition temperature between the two activation energies down by 200°C, a comparable effect to doubling the Hydrogen implant dose.

The implanted depth of the hydrogen ions determines the initial thickness of the transferred Silicon layer. Since the as-split surface is rough, on the order of 5 to 12 nm in root-mean-square (RMS) values from atomic-force microscope (AFM) measurements depending on the implant dose, it is then polished with a chemical-mechanical polish (CMP) tool to remove the remaining implant damage and Hydrogen-filled bubbles and to obtain Silicon surfaces smooth enough (RMS of a few Angstroms or less) for electronic device fabrication. The final thickness of the SOI wafer is then somewhat thinner than the as-split wafer and requires good control on the CMP process to obtain uniform thickness in the Si-SOI layer.


A first-order estimate of the energy needed to fracture and transfer a given thickness Silicon is the Hydrogen ion range [Fig. 2.2-3]. For Si-SOI layer thickness for partially-depleted CMOS,  $\sim 1000$ - $3000$  Å, the Hydrogen ion energy is 10 to 20 keV. In this energy range the profile straggling is a small fraction of the ion range, so the Hydrogen damage and atomic profiles are strongly peaked near the bottom of the implant profile. For thinner SOI layers needed for fully-depleted devices, Si-SOI  $< 500$  Å, corresponding to Hydrogen ion energies of 1-3 keV, the straggle scale is comparable to the ion range and the splitting region is not so sharply defined. The large relative straggling of the low energy Hydrogen profiles increases the relative thickness of damaged and Hydrogen-soaked Silicon material which must be polished away to obtain device-quality material. So new variations on Smart-Cut will be need to be developed for ultra-thin SOI layers.



**Figure 2.2-3** Ion range,  $\langle X_p \rangle$  and stragging,  $\langle \Delta X_p \rangle$  for Hydrogen in Silicon.

### 2.3 Atomic-layer cleaving for SOI and SSOI fabrication


Ion implantation can be combined with other layer transfer techniques to build a Si cleave plane that can be separated at room temperature with an as-cleaved surface smoothness of the order of 1 Å [Current00]. This SOI fabrication process, Nanocleave™, [Fig. 2.31.] begins with the formation of a cleave plane and a Si-device layer on a “donor” wafer. An ion implant is used to lower the bond strength of the cleave plane and serve as a “trigger” for the cleave process. An oxide is grown on the donor and a bonded wafer pair is created with a donor and an oxidized “handle” or device wafer. Since the bond strength of the donor-handle interface is significantly higher than the interface strength at the cleave plane, a novel cutting process is used to separate the Si-device layer from the donor wafer, creating a SOI structure on the handle wafer. If the device wafer contains a strained layer, SSOI structure is created.



**Figure 2.3.1** Schematic of the Nanocleave layer transfer method for formation of SOI wafers.


The implantation step in the Nanocleave process is designed to obtain optimal cleaving action at room-temperature [Fig. 2.3.2]. For thin-SOI, with Si-layers in the range of 50 to 400 nm, a standard high-current ion implanter is well suited to the production demands for modest volumes (5 to 20k wafers per month) of 200 mm SOI wafers. For Si-device layers thinner than 50 nm, the range of the ions used in this process dictate that efficient techniques must be available to implant these ions at energies of less than 10 to 20 keV. Since these ion energies are approaching the low end of the capabilities of beamline ion implantation systems, plasma immersion ion implantation (PIII) has been industrialized for SOI production [see the chapter on PIII techniques].

When the cleave plane bond strength properly engineered, a cleave front can be propagated smoothly across the wafer along nearly a single atomic plane. The result is an SOI wafer that does not need to be mechanically polished to remove damage or to achieve a surface roughness suitable for IC fabrication. The edge of the SOI layer, where the bevel curvature of the donor and handle wafers prevent bonding of the layers, is also defined by cleaving along  $\langle 111 \rangle$  and  $\langle 110 \rangle$  planes for a Si(100) surface [Fig. 2.3.3].



**Figure 2.3.2 Schematic of the Nanocleave donor wafer process steps prior to bonding showing the implant sep to optimize the cleave plane bond energy.**

**Figure 2.3.3. SEM side view of the SOI layer edge contour for Nanocleave wafers.**



## 2.4 ELTRAN™ Process

Another layer transfer process for formation of SOI wafers, ELTRAN (Epitaxial Layer TRANSfer), uses a layer of porous Silicon to form the splitting plane [Yonehara99] and does not use ion implantation. The process flow is outlined in Figure 2.4-1. The porous Silicon layer is formed by anodic etching in an HF/C<sub>2</sub>H<sub>5</sub>OH solution and then annealed to seal the surface of the porous layer. The Silicon device layer is grown on the porous Silicon layer and then bonded to a handle wafer. The wafers are split by a water jet [Sakaguchi00] then annealed in H<sub>2</sub> to obtain a device-quality Silicon surface.





Figure 2.4-1. Process flow for ELTRAN SOI wafer fabrication

### 3.0 Layer lift-off in Diamond

Techniques used for SOI wafer fabrication are being extended to other electronic materials, such as SiC, InP, GaN, etc. [Tong98]. The implantation of chemically-active species provides an additional mechanism to the stress-related implants used in some SOI fabrication methods. In the case of diamond films, efficient layer lift-off can be achieved by high-dose implantation of Oxygen ions.[Parikh92, Tzeng93]. Although diamond is very stable in an oxidizing ambient, graphite react readily and produces a CO<sub>2</sub> gas product. This has been used to etch diamond films after high-dose implantation of Carbon and annealing to form a graphitic layer at the peak of the damage distribution [Parikh92]. The process is enhanced if Oxygen ions are used to create the buried damaged layer because the implanted ions provides an internal source of Oxygen to supplement the gases from the annealing ambient [Fig. 3.1]. An Oxygen dose of  $3 \times 10^{17}$  O/cm<sup>2</sup> has been used with 4-5 MeV ions to lift off ~2  $\mu$ m thick layers of crystalline diamond during annealing at 550-600 C [Parikh92].



*Figure 3.1 Schematic diagram of a process for lift-off of diamond films where a high-dose implant of Oxygen is used to create a buried damaged layer. During annealing the damaged layer is converted to graphite. The graphitic-carbon reacts with the oxidizing ambient and the implanted Oxygen atoms to form CO<sub>2</sub> gas and undercut the lift-off layer.*

### 4.1 Challenges for SOI

One of the biggest challenges to bring SOI application into low-end consumer market is its high cost. The SOI wafer cost has to be brought down substantially from its current level to make it attractive for consumer electronics. With ever decreasing SOI thickness for future generation CMOS technology on larger diameter wafers, and increasingly tighter specifications for every physical and electrical parameter included in Table 2.1.1, meeting lower cost targets is extremely difficult. From technology point of view, process integration with ultra thin layers will require raised source/drain structures. Doping of extension regions may lead to amorphization of the entire SOI, thus creating highly defective region next to the channel. Control of lateral diffusion of dopants (in particular boron) from extension regions into the channel will be another challenge. In addition, there will be a negative impact on carrier mobilities in the channel because of

the proximity of the SOI/BOX interface to the gate. As technology moves away from conventional SOI substrates to Strain-Si SOI to increase CMOS performance, a host of additional new challenges will be awaiting for substrate engineering.

## **References**

### **Section 1.0**

- [Choi99] Y-K. Choi, K. Asano, N. Lindert, V. Subramanian, T-J. King, J. Bokor, C-M. Hu, IEDM-99, IEEE (1999) paper 3.7.
- [Ernst99] T. Ernst, D. Munteanu, S. Cristoloveanu, T. Ouisse, N. Heyene, S. Horiguchi, Y.Ono, Y.Takahashi, K. Murase, "Ultimately thin SOI MOSFETs: special characteristics and mechanisms", Proc. IEEE Inter. SOI Conf., Rohnert Park, CA, (1999) 92-93.
- [Fritze00] M. Fritze, J.M. Burns, P.W. Wyatt, D.K. Astolfi, T. Forte, D. Yost, P. Davis, A. Curtis, D.M. Preble, H.Y. Lu, J.C. Shaw, N.T. Sullivan, R. Bandom, M. Mastovich, presented at SPIE-2000, Santa Clara, CA.
- [ITRS99] International Technology Roadmap for Semiconductors (ITRS99), Semiconductor Industry Association, December, 1999, available at [www.sematech.org](http://www.sematech.org).
- [Izumi78] K. Izumi, M. Doken, H. Ariyoshi, Electron Lett. 14(18) (1978) 593..
- [Liu99] S.T. Liu, W.C. Jenkins, H.L. Hughes, Electrochem. Soc. Proc. 99-3 (1999) 225-230.
- [Shahidi99] G. Shahidi, A. Ajmera, F. Assaderaghi, R. Bolam, A. Bryant, M. Coffey, H. Hovel, J. Lasky, E. Leobandung, H-S. Lo, M. Maloney, D. Moy, W. Rausch, D.K. Sadana, D. Schepis, M. Sherony, J.W. Sleight, L.F. Wagner, K. Wu, B. Davari, T.C. Chen, Proc. IEEE Inter. SOI Conf., Rohnert Park, CA, (1999) 1-4.
- [Wada00] K. Wada, MIT, private communication.
- [Zang98] Z. Zang, J. Alperin, W.I. Wang, S.S. Iyer, T.S. Kuan, F. Semendy, J. Vac. Sci Technol. B 16(3) (1998) 1489-1491.
- [Ziegler96] J.F. Ziegler et al., IBM J. Research & Development 40(1) (1996), also available at [www.research.ibm.com/ionbeams/#SER](http://www.research.ibm.com/ionbeams/#SER).

### **Section 2**

#### **Section 2.1 (SIMOX)**

- [Anc99] M. Anc and D.K. Sadana, , in *Properties of Crystalline Silicon*, ed. R.Hull, INSPEC/IEE (1999) 979-991.
- [Bagchi96], S. Bagchi, J.D. Lee, S. J. Krause and P. Roitman, Proc Intern Symp on SOI Technology and Devices, ed. P.L.F. Hemment, Electrochem Soc, Vol. 96 (1996).
- [Celler86] G.K. Celler, P.L.F. Hemment, K.W. West, J.M. Gibson, Appl. Phys. Lett, 48 (1986) 532.
- [Cristoloveanu95] S. Cristoloveanu, S. Li in *Electrical Characterization of Silicon-on-Insulator Materials and Devices (Kluwer Academic Publishers, 1995)*.
- [Current96] M.I. Current, N.W. Cheung,, P.L.F. Hemment, I. Yamada and J. Matsuo, in *Ion Implantation Science and Technology, 1996*, ed. J. F. Ziegler, pp 92-174.
- [Holland96] O.W. Holland, D. Fathy and D.K. Sadana, Appl. Phys. Lett., 69 (1996) 574.
- [Hovel97] H.J. Hovel, in *Proc IEEE SOI Conf*, (1997) 180.
- [Iyer00] S.K. Iyer, R. Hannon, J. Rice, D.K. Sadana, H. Ho, B.K. Khan, and S. Iyer, Proc VLSI 2000, Hawaii

- [Li92] Y. Li et al, in *Silicon-on-Insulator Technology and Devices*, eds. K. Izumi, S. Cristoloveanu, P.L.F. Hemment, G.W. Cullen, Electrochem Soc, Vol. 92-13 (1992) 368
- [Liu90] S.T. Liu, P.S. Fechner, R. Roisen, in *1990 IEEE SOS/SOI Technology Conf Proc*, p61.
- [Margail92] J. Margail, J.M. Lamure, J. Stoemenos, and A.M. Papon, in *Silicon-on-Insulator Technology and Devices*, eds. K. Izumi, S. Cristoloveanu, P.L.F. Hemment and G.W. Cullen, Electrochem Soc, Vol. 92-13 (1992) 407.
- [Nakashima93] S. Nakashima and K. Izumi, *J. Mat Res*, 8 (1993) 523.
- [Nakashima94] S. Nakashima, T. Katayama, Y. Miyamura and A. Matsuzaki, in *Proc IEEE SOI Conf* (1994) 71.
- [Nakashima00] Private Communication
- [Reeson88] K.J. Reeson et al, *Microelectron. Eng* (Netherlands) 8 (1988) 163
- [Sadana94], D.K. Sadana, J. Lasky, H.J. Hovel, K. Petrillo and P. Roitman, in *Proc IEEE SOI Conf* (1994) 111.
- [Sadana96] D.K. Sadana, in *Silicon-on-Insulator Technology and Devices VII*, eds. S. Cristoloveanu, P.L.F. Hemment, K. Izumi, and S. Wilson, Electrochem Proc, Vol. 96-3 (1996) 3.
- [Sadana97] D.K. Sadana, and J.P. de Souza, unpublished

### Section 2.2 (Smart-Cut)

- [Ascheron89] C. Ascheron, A. Schindler, R. Flagmeyer, G. Otto, *Nucl. Instr. Meth.* B36 (1989) 163-172.
- [Bruel96] M. Bruel, *Nucl. Instr. Meth.* B108 (1996) 313-319.
- [Chu77] W.K. Chu, R.H. Kastl, R.F. Lever, S. Mader, B.J. Masters, *Phys. Rev B* 16 (1977) 3851-3859.
- [Hochbauer99] T. Hochbauer, M. Nastasi, S.S. Lau, Y. Zheng, J.W. Mayer, *Mat. Res. Soc. Symp.* Vol 568 (1999) 109-114.
- [Weldon97] M.K. Weldon, V.E. Marsico, Y.J. Chabal, A. Agarwal, D.J. Eaglesham, J. Sapjeta, W.L. Brown, D.C. Jacobson, Y. Caudano, S.B. Christman, E.E. Chaban, *J. Vac. Sci. Technol. B* 15(4) (1997) 1065-1073.
- [Weldon99] M.K. Weldon, Y.J. Chabal, in *Properties of Crystalline Silicon*, ed. R.Hull, INSPEC/IEE (1999) 942-956.

### Section 2.3 (Atomic Layer Cleaving)

- [Current00] M.I. Current, F.J. Henley, *European Semiconductor*, 22(2) (2000) 25-27.

### Section 2.4 (Eltron)

- [Yonehara99] T. Yonehara, K. Sakaguchi, N. Sato, *Electrochem Soc. Proc.* 99-3 (1999) 111-116.
- [Sakaguchi00] K. Sakaguchi, T. Yonehara, *Solid State Technology* 43(6) (2000) 88-92.

### Section 3 (Diamond Lift-off)

- [Parikh92] N.R. Parikh, J.D. Hunn, E. McGucken, M.L. Swanson, C.W. White, R.A. Rudder, D.P. Malta, J.B. Posthill, R.J. Markunas, *Appl. Phys. Lett.* 61(26) (1992) 3124-3126.
- [Tong99] Q-Y. Tong, R.W. Bower, *MRS Bulletin* 23(12) (1998) 40-44.
- [Tzeng93] Y. Tzeng, J. Wei, J.T. Woo, W.A. Lanford, *Appl. Phys. Lett.* 63 (1993) 2216.

### Section 4.0 (Challenges)

- [Colinge97] J.P. Colinge, *Silicon-on-Insulator Technology*, 2<sup>nd</sup> ed., Kluwer (1997)

[Park99] H. Park, E.C. Jones, P. Ronsheim, C. Cabral, C. D'Emic, G.M. Cohen, R. Young, W. Rausch, IEDM-99, IEEE (1999) 337-340.