

# IBM Research Report

## 120 Gb/s VCSEL-based Parallel Optical Links

**Daniel M. Kuchta, Daniel Kucharski\*, Young H. Kwark, Richard John**  
IBM Research Division  
Thomas J. Watson Research Center  
P.O. Box 218  
Yorktown Heights, NY 10598

\*Cornell University  
School of ECE  
413 Phillips Hall  
Ithaca, NY 14853-5401



Research Division  
Almaden - Austin - Beijing - Haifa - India - T. J. Watson - Tokyo - Zurich

# 120Gb/s VCSEL-based Parallel Optical Links

Daniel M. Kuchta, Daniel Kucharski\*, Young H. Kwark, Richard John


IBM T. J. Watson Research Center, 1101 Kitchawan Rd. Rt 134, Yorktown Heights, NY 10598  
914-945-1531(v), 914-945-4134(f), kuchta@us.ibm.com

\*Cornell University, School of ECE, 413 Phillips Hall, Ithaca NY 14853-5401

**Abstract:** A 120Gb/s parallel optical link using 850nm GaAs VCSELs is described and experimentally verified with all channels running simultaneously, with a custom-built 120Gb/s test station. Open eyes are obtained at 300m and low BER operation with margin is confirmed. Crosstalk from the opto-electronic devices is also described.

## Introduction

The most recent release of the specifications of the Infiniband Architecture[1] describes a short distance (150m), 850nm, twelve channel, parallel optical link at 60GBaud for interconnecting processor and I/O nodes within a server. Work has already begun on the 120Gbaud implementation of this standard. This paper describes the performance of low cost optoelectronic and low power IC technology components which are suitable for such a standard. The transmitter consists of a CMOS laser diode driver array IC and an 850nm VCSEL array and is described below. An earlier version of this work using a SiGe laser diode driver array has been described in [2]. The receiver consists of a SiGe receiver array IC and a photodiode array. The receiver IC has been described extensively in [3][4]. Both the transmitter and receiver were packaged, separately, on a flexible printed circuit and assembled in a housing that conforms to the SNAP12 multisource agreement [5]. Figure 1 shows the form factor and dimensions of the optical module.



**Figure 1 (Left)** Picture of fully assembled optical module, without heatsink, for both transmitter and receiver. **(Right)** Picture of low cost 120Gb/s parallel testing station.


## CMOS Driver IC

The 12-channel monolithic laser diode driver (LDD) array was fabricated in IBM's 120nm CMOS technology. A simplified schematic diagram of a single LDD channel is shown in Fig. 1. The signal path begins with a  $100\Omega$  floating termination and a limiting preamplifier, which consists of two Cherry-Hooper stages [6]. It is followed by a transconductance amplifier (TCA) output stage. The minimum input voltage is 100mV p-p with a common mode voltage of 0.9V. The inputs to each of the channels can be either DC or AC coupled. The signal path is fully differential to reduce crosstalk except for the output stage, which has a single-ended current output to accommodate a common-cathode laser array. However, the output of each channel has an adjacent ground pad that provides a low-inductance return path for the modulation current.


The high output impedance TCA is well suited for current modulation and can tolerate variations in laser's series resistance, up to  $200\Omega$ . In addition, output of the TCA is DC coupled, which is beneficial for array applications, as it eliminates the need for large coupling capacitors and separate laser bias circuitry. The TCA consists of a current switching differential pair M1-M2 and a PFET current source M4 as shown in Figure 2. Modulation is accomplished by diverting a part of M4 drain current,  $I_H$ , through M2, while the remaining current flows through the VCSEL Bias currents  $I_H$  and  $I_L$  can be adjusted off-chip to set the desired modulation levels. The maximum output current of 10mA is possible.



-25dB depending on design. For next nearest neighbors, the crosstalk level drops at a rate that varies from 0.6dB/ch to 1.4dB/ch depending on design. This decrease versus channel spacing is fairly small so that the accumulated crosstalk from all 11 neighboring channels can be rather significant. For example, see Figure 3 upper left, the common cathode design with the highest crosstalk coupling at 10 GHz created a BER floor for 12 channel operation whereas the design with the lowest crosstalk coupling resulted in a 2dB penalty for 12 channel operation at 10 Gb/s (see Figure 3 lower left). Figure 4 depicts the effect of crosstalk in the time domain for the design that resulted in a BER floor. Depending on tradeoffs in the link design, a 2dB transmitter penalty could be accommodated. For example, this penalty is smaller than the insertion loss of a coarse wavelength division multiplexer proposed for multi-channel VCSEL links [8]. The common cathode designs appear well suited for 12 channel operation at data rates below 10 Gb/s or for fewer than 12 channel operation at 10 Gb/s. The isolated VCSEL designs had nearest neighbor coupling that was less than -40dB up to 20 GHz. The characteristic of this crosstalk looks capacitive with a large series resistance. For one design, the next nearest neighbors dropped down by 1dB/channel and for the other it was 5dB/ch. In both cases, the crosstalk level is sufficiently low that it should not present a significant penalty even up to 20 Gb/s/ch for 12 channels. Figure 3 lower right shows that the measured 12 channel BER penalty with one of the isolated designs was less than 0.3dB. The measurement repeatability is also about 0.3dB. Two different types of isolated photodiodes were also characterized. The crosstalk coupling between nearest neighbors was at the -40dB level out to 20GHz. Receivers built with each type of photodiode design did not exhibit a difference in crosstalk penalty.




**Figure 3** Nearest Neighbor Crosstalk coupling (S21) vs frequency for 7 different VCSEL designs and the corresponding 12 channel BER curves for 3 of these designs, exhibiting a BER floor (common cathode design with highest coupling), a small transmitter penalty (common cathode design with lower coupling), and essentially no penalty (isolated design) for 10Gb/s operation.



**Figure 4** Time domain characterization of crosstalk for a common cathode design. The left eye shows single channel operation at 10Gb/s. The eye on the right is the same channel when all other 11 channels are operating.

## Package Crosstalk

Figure 5 shows the measured electrical crosstalk (near end) of the flex circuit and its BGA connector mounted on a test board. The crosstalk is below 40dB out to 20 GHz. The highest level of crosstalk comes from nearest neighbor transmission lines on the flex. The second highest contributions comes from nearest neighbor channels in the BGA pin field (these are not necessarily nearest neighbors on the flex due to layout and routing considerations) and the lowest contribution comes from diagonal neighbors in the BGA pin field. Overall, the package crosstalk contribution is very small.



**Figure 5** Electrical Crosstalk on flex circuit including BGA connector

## Summary

A complete link running at 120Gb/s, driven by a novel low cost testing station, has been realized using a CMOS laser diode driver array IC and 850nm VCSEL array as the transmitter and a SiGe receiver array and photodiode array as the receiver. The complete link consumes 2.2W and operates with a BER below  $1E-12$  with all channels running simultaneously. This technology has the potential to replace distance challenged copper cables within parallel server systems.

## Acknowledgements

The authors would like to thank C. Schuster, C. Baks, C. Haymes, J. Schaub, P. Pepeljugoski, L. Shan, D. Rogers, M. Ritter, J. Jewell, L. Graham, A. Schild, K. Schroedinger, and H. Rein for their technical contributions. The authors additionally wish to acknowledge John Crow, Jeff Kash, Modest Oprysko, Stan Swirhun and Marc Taubenblatt for the initiation and support of this project.

## REFERENCES

- [1] [www.infinibandta.org](http://www.infinibandta.org)
- [2] 120-Gb/s VCSEL-based parallel-optical interconnect and custom 120-Gb/s testing station Kuchta, D.M.; Kwark, Y.H.; Schuster, C.; Baks, C.; Haymes, C.; Schaub, J.; Pepeljugoski, P.; Shan, L.; John, R.; Kucharski, D.; Rogers, D.; Ritter, M.; Jewell, J.; Graham, L.A.; Schroedinger, K.; Schild, A.; Rein, H.-M.; Lightwave Technology, Journal of , Volume: 22 , Issue: 9 , Sept. 2004 Pages:2200 – 2212
- [3] Schild, A. *et al*, "High-gain SiGe transimpedance amplifier array for a 12 x 10 Gb/s parallel optical-fiber link," IEEE J. Solid-State Circuits, vol. 38, pp. 4-12, Jan. 2003.
- [4] Schild, A. *et al*, "Amplifier Array for 12 Parallel 10Gb/s Optical-fiber Links Fabricated in a SiGe Production Technology", IEEE Radio Frequency Integrated Circuits Symposium, RFIC, Digest of Technical Papers 2002 p.89-92
- [5] <http://www.snapoptics.org>
- [6] E.M. Cherry and D.E. Hooper, "The design of wideband transistor feedback amplifiers," Proc. IEE, vol. 110, pp. 375–389, Feb. 1963
- [7] IEEE Standard 802.3ae™, IEEE (Piscataway, New Jersey, June 2002).
- [8] MAUI: enabling fiber-to-the-Processor with parallel multiwavelength optical interconnects Lemoff, B.E.; Ali, M.E.; Panotopoulos, G.; Flower, G.M.; Madhavan, B.; Levi, A.F.J.; Dolfi, D.W.; Lightwave Technology, Journal of , Volume: 22 , Issue: 9 , Sept. 2004 Pages:2043 - 2054