

# IBM Research Report

## Gate Oxide Reliability for Nano-Scale CMOS

**J. H. Stathis**

IBM Research Division  
Thomas J. Watson Research Center  
P.O. Box 218  
Yorktown Heights, NY 10598



Research Division

Almaden - Austin - Beijing - Haifa - India - T. J. Watson - Tokyo - Zurich

# Gate Oxide Reliability for Nano-Scale CMOS

J. H. Stathis

*Abstract* - The reliability of the gate oxide in microelectronics, i.e., the ability of a thin film of this material to retain its excellent dielectric properties while subjected to high electric fields, has been a perennial concern over the last 40-45 years. Two dominant gate oxide failure mechanisms, dielectric breakdown and the negative bias instability, have continued to cause concern as MOSFET devices have scaled to nanometer dimensions.

## I. OXIDE BREAKDOWN

The effect of gate oxide reliability on nano-scale CMOS circuits may be expressed as the maximum allowable voltage that can be applied to the total gate area on a chip, such that no more than a specified failure rate will result. Fig. 1 shows a compendium of various predictions concerning oxide breakdown from different research groups [1-5] for the maximum operation voltage,  $V_{max}$ , as a function of gate oxide thickness ( $t_{ox}$ ). (For a detailed discussion of this figure see [4] and [6].)




Fig. 1. Oxide breakdown projections from different research groups during the period 1998-2002. This figure shows the maximum allowable voltage that can be applied to the total gate area on a chip, such that no more than a specified failure rate will result. The failure rate in this case is defined as the fraction of chips that will experience one or more oxide breakdown events. Also shown are industry roadmaps for gate oxide thickness and operation voltage from 1999 (dashed) and 2002 (stepped). From [6].

As shown in Fig. 1, the predicted reliability limits due to oxide breakdown have moved toward thinner oxides and higher operation voltage as more data have been collected and new analysis approaches have been applied. Indeed,

J. H. Stathis is with the IBM Research Division, Yorktown Heights, NY, 10598 USA, e-mail: stathis@us.ibm.com

the most optimistic projection, based on an empirical power-law voltage dependence [7], supports the use of oxynitride gate dielectrics down to  $\sim 1$ nm at 1V. However, more aggressive scaling, or operation at higher voltage for improved speed, makes it increasingly likely that one or several oxide breakdown (BD) events may be expected over the life of a chip. The earlier oxide reliability projections were based on the assumption that a single breakdown (soft or hard) on a chip would cause circuit failure, which is no longer believed to be correct. For accurate reliability projections it is necessary to better understand the nature of the BD event [8] and the effect of BD on circuits. Therefore it has become necessary to look in more detail at the nature of the breakdown event and the behavior of devices and circuits after oxide failure [6,9,10].

### A. Progressive Breakdown

Several groups [11-13] have pointed out that “hard” BD is not a sudden, catastrophic process, as previously thought. BD occurs gradually over a measurable time scale. For poly-gate CMOS at present-day oxide thickness, the growth of the gate leakage through the BD spot can be very slow at low stress voltage. This phenomenon is called “progressive” breakdown (PBD) [11]. PBD is a *gradual* hard BD, and is distinct from “soft” BD, which is a stable, low current that is typically not observed in small devices. An example of a current-vs.-time trace is shown in Fig. 2 [13].




Fig. 2. Breakdown transient for 1.5nm oxide stressed at -2.1V. After [13].

The post-BD leakage growth rate can be quantified in various ways [6,10-14]. Fig. 3 shows the voltage dependence of the progressive breakdown rate,  $R_D$ , for  $t_{ox}=1.5$ nm [13]. This is similar to the voltage dependence of the trap generation prior to breakdown, suggesting that the same

defect generation process that controls the initial break-down time also drives the growth of the BD spot.




Fig. 3. The rate of increase of stress current for a 1.5 nm oxide after the beginning of breakdown, showing an exponential dependence for 10 orders of magnitude over a wide range of voltages. The degradation rate  $R_D$  is defined as the average rate of increase from  $10\mu\text{A}$  to  $100\mu\text{A}$ . After ref. [13].

### B. Effect of Progressive Breakdown on Circuit Operation

Because the breakdown process is gradual and continuous, the chip or circuit failure will not coincide with the onset of breakdown, but instead will occur at a later time when a critical breakdown current is reached. Rather than first (soft) BD, the appropriate failure criterion is the leakage current that disrupts circuit operation. This criterion can increase lifetime estimates by several orders of magnitude over traditional projections [15]. The new oxide failure criterion has two key elements: Understanding and characterizing the post-breakdown defect growth, and understanding and characterizing the circuit sensitivity to leakage currents in gates that have experienced BD. Circuit simulations can be used to estimate circuit sensitivity to BD, by adding a voltage-dependent current source between the gate and one diffusion of a transistor as illustrated in Fig. 4 [9,16,17].




Fig. 4. Circuit model of gate-to-diffusion breakdowns. After ref. [17].

The effect of progressive BD has been studied experimentally using inverters in a  $0.13\mu\text{m}$  technology ( $t_{\text{ox}} = 1.5\text{nm}$ ) [17,18]. Constant voltage stress at 2.6–3.9 V of either polarity was applied from input to output, with  $V_{\text{dd}}$

and ground terminals floating. In this way a BD was made to occur at the drain side of either the n-FET or p-FET. Progressive BD was stopped at various stages by a current compliance [19].

The transfer characteristics of the broken inverters (Fig. 5) exhibit a combination of  $V_t$  shifts due to the voltage stress and reduced output swing due to post-BD leakage. The characteristics of the BD spot are different depending on stress polarity and whether the inverter output voltage is higher or lower than the input. In this figure the transfer curves show additional shift in switching point due to threshold voltage shifts in the n-FET and p-FET. These shifts occur prior to the BD event.




Fig. 5. Transfer curves of inverters after BD to various levels. (a) Positive stress on inverter input. (b) Negative stress on inverter input. Lines are experiment, symbols are model. For positive/negative stress, the leakage is highest when the input is higher/lower than the output. After ref. [18].

Calculated transfer characteristics using the same gate-to-drain leakage current model but without the  $V_t$  shift (Fig. 6) illustrate the influence of the oxide BD leakage current alone in the inverter transfer curve, to more accurately represent the effect of early BD under circuit operation conditions. The inverter transfer curves shown in Fig. 6 are the expected characteristics for chips in the field, where the earliest oxide breakdown may occur prior to significant  $V_t$  shift.




Fig. 6. Simulated inverter transfer curves with oxide leakage currents between the inverter input and output using same leakage as in Fig. 3, but with no  $V_t$  shifts (a) positive stress on the inverter input, (b) negative stress. After ref. [18].

Fig. 7 shows calculated transfer curves for two inverters in series with a drain (input-output) breakdown in the second inverter. The output of the first inverter is degraded, even though there is no breakdown in this stage. This is because the BD leakage in the second stage loads the first stage. Subsequent logic stages will restore the correct logical “1” and “0” states as long as the output of the broken stage is on the correct side of the crossover voltage  $V_{co}$ .




Fig. 7. Transfer curves for two inverters in series, with a drain (input-output) breakdown in the second stage. Small circles indicate the output states of the second inverter. Inverter chains transmit the correct logic state as long as output of broken stage is on the correct side of the crossover voltage. Thin (solid and dash) black lines represent  $V_{out1}$  and  $V_{out2}$  respectively without BD. After ref. [18].




Fig. 8. Normalized SNM from circuit simulations as a function of BD leakage at  $V_{dd}$ , for 6-T SRAM cells with various BD locations. Symbols indicate BD locations. After ref. [16].

In an SRAM cell (Fig. 8, inset) oxide BD in either inverter of the cell loads the other inverter. Gate-to-source BD does not affect the transfer curve of an inverter, to first order. However, it does perturb the voltage at the output of the opposite inverter. A p-(n-) source BD raises (lowers) the voltage at the output of the opposite inverter, which must then supply current through the channel resistance of

the on-state n-(p)-FET of the intact inverter. In order to quantify the cell stability we extract the worst-case static noise margin (SNM). This is the minimum DC noise voltage necessary to flip the state of the cell during a “read” operation, where the word line is pulled high while the bitlines are pre-charged high.

For fixed leakage, BD at p-source has less effect than n-source, because the opposing n-FET is stronger (relative to the p-FET). Fig. 8 shows the SNM, normalized to the SNM of the fresh cell, as a function of  $I_{BD}$  in a  $0.13\mu\text{m}$  technology [16]. These results were obtained from circuit simulations. For the cells considered in this work, a 50% degradation in SNM results from oxide BD when the current through the BD spot reaches  $\sim 20\text{--}50\ \mu\text{A}$  for the worst-case n-source breakdown [20]. Pass-gate or p-source breakdown may tolerate higher leakage, up to  $\sim 500\ \mu\text{A}$ . These values are comparable with the on-currents of the fresh p-FET and n-FET respectively used in this SRAM cell, and may decrease with device widths, e.g., for smaller SRAM cells.

### C. Proposal for an Improved Breakdown Terminology

Oxide breakdown events are typically classified as “soft” or “hard” depending on the magnitude of the post-breakdown conduction. There is some confusion in the literature over the characterization of breakdown modes because of the lack of a precise definition of the terms and because for some experimental conditions the detection of one or the other breakdown mode may be difficult. For example, when testing a large area structure or a very thin oxide where the initial current is larger than the breakdown current, a “soft” event could be missed, or a “hard” event could be interpreted as soft. Although some of these problems can be overcome with careful experimental design, the recent understanding of PBD has made these earlier terminologies less satisfactory.

Various schemes have been devised to characterize the BD “hardness,” e.g., the post-breakdown resistance ( $V_{dd}/I_{BD}$ ) or conductance ( $dI_{BD}/dV$ ), [21-24] however this designation is often ambiguous because there is no universally accepted criterion. The result is that one author may refer to a given post-BD current level as SBD while another might characterize the same event as HBD.

Furthermore, the realization that the initial breakdown event (“first BD”) may not disrupt circuit functionality has led to another usage of the terms SBD and HBD depending on the intended operation conditions of the MOSFET [25]. This *operational* definition obscures the *physical* nature of the BD. Here we describe a new view of BD characterization with a simpler, more physically meaningful terminology [8].

The steep voltage dependence of the post-breakdown degradation rate leads to an important implication for the BD characterization. As earlier pointed out by Monsieur, [11] if the oxide is stressed at a high voltage where the post-breakdown degradation rate is fast compared to the

experimental sampling time (typically longer than ~tens of milliseconds) then the breakdown will appear as "hard" according to the typical usage of this term. Likewise, if the oxide is stressed at a low voltage where the degradation rate is slow compared to the experimental sampling time, then the breakdown will appear as "soft".

This implies that there is no distinct physical characteristic which we can use to classify HBD vs. SBD. Rather, it is the exponential voltage and thickness dependence of the PBD growth time  $\tau_D$  which causes a BD to appear as HBD for thick oxides and/or high voltage and as SBD for thin oxides and/or low voltage. This is illustrated schematically in Fig. 9, where the dashed line corresponds to a constant value of  $\tau_D$  on the order of the experimental sampling time. Below this line the BD appears soft, while above the line the BD appears hard in a typical experiment. The hatched region corresponds to the domain which is accessible to experiment, *i.e.* within this band the time to first BD is of order seconds to hours. As oxide thickness is reduced the time to BD decreases rapidly because of the rapid increase in tunneling current [1], which requires the use of lower  $V_{\text{stress}}$  to keep the time to first BD within measurable range.




Fig. 9. The dashed line corresponds to a constant value of  $\tau_D$  on the order of the experimental time resolution, for oxides of thickness  $t_{\text{ox}}$  stressed at voltage  $V_{\text{stress}}$ . Below this line the BD appears soft, while above the line the BD appears hard in a typical experiment. The hatched region corresponds to the domain which is accessible to experiment. After a similar figure by Monsieur [11].

This figure explains the observed trend that HBD is more prevalent in thicker oxides, *i.e.* this is really an effect of the changing  $V_{\text{stress}}$ , more so than  $t_{\text{ox}}$ . This also provides an explanation for the so-called HBD prevalence ratio which shows a rapid transition from ~0% to ~100% over a narrow voltage range, moving to higher voltage with increasing thickness [10]. The transition from SBD-like to HBD-like is not completely abrupt because of the existence of a statistical distribution in  $\tau_D$ .

According to the new viewpoint, HBD and SBD are really just different manifestations of the same PBD mode, and the distinction between HBD and SBD depends mostly on measurement conditions. The PBD growth rate depends exponentially on voltage and thickness. This causes a BD to appear as HBD for thick oxides and/or high voltage and as SBD for thin oxides and/or low voltage. Physically, all BD should be described as PBD and characterized by its post-breakdown degradation rate.

We prefer to avoid the terms "soft" and "hard" because of their vague meaning. A more accurate term to describe cases of low or moderate post-breakdown conduction, such as results from removing the stress during the BD transient (either intentionally, *e.g.* by a compliance limit, or unintentionally, *e.g.* by series resistance) is *arrested* BD ("a-BD").

To describe the impact of breakdown on device and circuit functionality, different terminology should be used to clearly distinguish from the physical description. A BD which disrupts device or circuit functionality can be called *disruptive* or *destructive*. Of course, this is an application-specific description [9]. For example, a BD with ~ 50 $\mu$ A leakage at operation condition may be destructive in an SRAM application [16] but not in logic [6,9,26]. It is important to realize also that a less severe BD (*i.e.* non-destructive) cannot be assumed to be completely innocuous, since the initial BD spot may grow progressively into a destructive one. This terminology is summarized in Table 1 [27].

TABLE I  
OXIDE BREAKDOWN TERMINOLOGY

<i>Old terminology:</i>	Soft (SBD)	Hard (HBD)
<i>Improved physical description:</i>	Arrested BD	
	Progressive Breakdown, described by post-breakdown rate of current growth	
<i>Improved operational definitions (circuit dependent):</i>	Non-destructive	Destructive

## II. NBTI

The threshold voltage ( $V_t$ ) shift in p-FETs caused by the negative-bias-temperature instability (NBTI) has emerged as one of the more interesting and potentially serious reliability limiters for state-of-the-art CMOS technology [28]. Although recognized for many years [29], NBTI has increasing significance for newer technologies that operate with lower supply voltage, because of the inability to fully scale the device threshold voltage, leading to reduced headroom. In addition, the introduction of nitrogen in the gate oxide, for control of dopant penetration and gate current, causes an increase in NBTI for the same physical oxide thickness and voltage condition [30,31]. The origin

of this nitrogen-enhancement effect is still under investigation. Fig. 10 shows an example of this effect [32].




Fig. 10. Threshold voltage shift vs. time for 1.4nm oxide with various nitrogen concentrations. From [32].

Among the many interesting physical phenomena involved in NBTI, one aspect is the relative contribution of interface states and bulk traps to the net  $V_t$  shift [33]. The interface states near the middle portion of the Si band gap can be measured by capacitance-voltage, charge pumping, gated-diode, *etc.* These techniques fail close to the band edge, but in ultra-thin oxides the leakage current near flat-band condition (so-called low-voltage stress-induced leakage current, LV-SILC) is sensitive to the interface states at the conduction band edge [34-37]. Figs. 11 and 12 compare the contributions of mid-gap states (measured with gated diode) and conduction band-edge states (from LV-SILC) in pure  $\text{SiO}_2$  vs. plasma-nitrided oxides [38].




Fig. 11. Mid-gap recombination center density (gated diode current) vs.  $V_t$  shift for  $\text{SiO}_2$  and oxynitride pFETs under negative bias stress ( $\sim 10\text{MV/cm}$ ). The gated diode current could not be measured in the 1.4nm  $\text{SiO}_2$  sample because of high direct tunneling current. From [38].

Fig. 11 shows that the defect density at mid-gap is about four times greater for  $\text{SiO}_2$  compared to oxynitride, for the same  $\Delta V_t$ . Fig. 12 shows that pure oxide has negligible generated interface states at the conduction band

edge, in contrast to oxynitride which shows a significant density of stress-induced interface states at this position. Together these two figures demonstrate that the defects associated with the nitrogen-enhanced NBTI [30] are different from those in pure oxide, and in particular that these nitrogen-associated defects have electrical levels in the upper portion of the Si band gap [32,38].




Fig. 12. Conduction band-edge interface state density (LV-SILC) vs.  $V_t$  shift for 2.3nm  $\text{SiO}_2$  and oxynitride pFETs stressed at  $-10\text{MV/cm}$ . From [38].

### III. CONCLUSION

Oxide breakdown and NBTI are two physical failure mechanisms in ultra-thin gate oxide which continue to generate interest. Ongoing work in these two subjects is needed to ensure the reliability of nano-scale CMOS circuits.

### ACKNOWLEDGEMENTS

This paper is based on significant contributions from B.P. Linder (IBM) and R. Rodríguez (U. Autónoma de Barcelona, Spain). We also acknowledge helpful discussions with S. Lombardo (CNR-IMM, Catania, Italy), S. Zafar (IBM) and E.Y. Wu (IBM).

### REFERENCES

- [1] J. H. Stathis and D. J. DiMaria, "Reliability projection for ultra-thin oxides at low voltage," *Digest of the 1998 International Electron Devices Meeting*, pp. 167-170, 1998.
- [2] R. Degraeve, B. Kaczer, and G. Groeseneken, "Reliability: a possible showstopper for oxide thickness scaling?," *Semicond. Sci. Technol.*, vol. 15, pp. 436-444, 2000.
- [3] M. A. Alam *et al.*, "Physics and prospects of sub-2nm oxides," in *The Physics and Chemistry of  $\text{SiO}_2$  and the Si- $\text{SiO}_2$  Interface - 4*, vol. 2000-2, H. Z. Massoud, I. J. R. Baumvol, M. Hirose, and E. H. Poindexter, Eds. Pennington, NJ: The Electrochemical Society, 2000, pp. 365-376.
- [4] J. H. Stathis, "Reliability limits for the gate insulator in CMOS technology," *IBM J. Res. Develop.*, vol. 46, pp. 265-286, 2002.
- [5] E. Y. Wu, E. J. Nowak, A. Vayshenker, W. L. Lai, and D. Harmon, "CMOS scaling beyond the 100-nm node with sili-

- con-dioxide-based gate dielectrics," *IBM J. Res. Develop.*, vol. 46, pp. 287-298, 2002.
- [6] J. H. Stathis, B. P. Linder, R. Rodríguez, and S. Lombardo, "Reliability of ultra-thin oxides in CMOS circuits," *Microelectron. Reliab.*, vol. 43, p. 1353, 2003.
- [7] E. Y. Wu *et al.*, "Voltage-dependent voltage-acceleration of oxide breakdown for ultra-thin oxides," *Digest of the 2000 International Electron Devices Meeting*, pp. 541-544, 2000.
- [8] S. Lombardo *et al.*, "Dielectric breakdown mechanisms in gate oxides," *J. Appl. Phys.*, vol. 98, pp. 121301-35, 2005.
- [9] J. H. Stathis, R. Rodríguez, and B. P. Linder, "Circuit implications of gate oxide breakdown," *Microelectron. Reliab.*, vol. 43, pp. 1193-1197, 2003.
- [10] E. Wu, J. Suñé, B. P. Linder, J. H. Stathis, and W. L. Lai, "Critical assessment of soft breakdown stability time and the implementation of new post-breakdown methodology for ultra-thin gate oxides," *Digest of the 2003 International Electron Devices Meeting*, pp. 319-322, 2003.
- [11] F. Monsieur *et al.*, "A thorough investigation of progressive breakdown in ultra-thin oxides. Physical understanding and application for industrial reliability assessment," *2002 International Reliability Physics Symposium Proceedings*, pp. 45-54, 2002.
- [12] T. Hosoi, P. Lo Re, Y. Kamakura, and K. Taniguchi, "A new model of time evolution of gate oxide leakage current after soft breakdown in ultra-thin gate oxides," *Digest of the 2002 International Electron Devices Meeting*, pp. 155-158, 2002.
- [13] B. P. Linder, S. Lombardo, J. H. Stathis, A. Vayshenker, and D. J. Frank, "Voltage dependence of hard breakdown growth and the reliability implication in thin dielectrics," *IEEE Electron Device Lett.*, vol. 23, pp. 661-663, 2002.
- [14] J. S. Suehle, B. Zhu, Y. Chen, and J. B. Bernstein, "Detailed study and projection of hard breakdown evolution in ultra-thin gate oxides," *Microelectron. Reliab.*, vol. 45, pp. 419-426, 2005.
- [15] B. Kaczer, R. Degraeve, R. O'Connor, P. Roussel, and G. Groeseneken, "Implications of progressive wear-out for lifetime extrapolation of ultra-thin (EOT~1nm) SiON films," *Digest of the 2004 International Electron Devices Meeting*, pp. 713-716, 2004.
- [16] R. Rodríguez *et al.*, "The impact of gate oxide breakdown on SRAM stability," *IEEE Electron Device Lett.*, vol. 23, pp. 559-561, 2002.
- [17] R. Rodríguez, J. H. Stathis, and B. P. Linder, "A model for gate oxide breakdown in CMOS inverters," *IEEE Electron Device Lett.*, vol. 24, pp. 114-116, 2003.
- [18] R. Rodríguez, J. H. Stathis, and B. P. Linder, "Modeling and experimental verification of the effect of gate oxide breakdown on CMOS inverters," *2003 International Reliability Physics Symposium Proceedings*, pp. 11-16, 2003.
- [19] B. P. Linder *et al.*, "Gate oxide breakdown under current limited constant voltage stress," *Digest of the 2000 Symposium on VLSI Technology*, pp. 214-215, 2000.
- [20] K. Mueller, S. S. Gupta, S. Pae, M. Agostinelli, and P. Aminzadeh, "6-T cell circuit dependent GOX SBD model for accurate prediction of observed Vccmin test voltage dependency," *2004 International Reliability Physics Symposium Proceedings*, pp. 426-429, 2004.
- [21] H. Satake and A. Toriumi, "Dielectric breakdown mechanism of thin-SiO<sub>2</sub> studied by the post-breakdown resistance statistics," *IEEE Trans. Electron Devices*, vol. 47, pp. 741-745, 2000.
- [22] K. Okada, "The gate oxide lifetime limited by 'B-mode' stress induced leakage current and the scaling limit of silicon dioxides in the direct tunneling regime," *Semicond. Sci. Technol.*, vol. 15, pp. 478-484, 2000.
- [23] R. Degraeve, B. Kaczer, A. De Keersgeiter, and G. Groeseneken, "Relation between breakdown mode and breakdown location in short channel nMOSFETs and its impact on reliability specifications," *2001 International Reliability Physics Symposium Proceedings*, pp. 360-366, 2001.
- [24] B. Weir, M. A. Alam, P. J. Silverman, and Y. Ma, "Low voltage gate dielectric reliability," in *Semiconductor Silicon/2002*, vol. 2002-2, H. R. Huff, L. Fabry, and S. Kishino, Eds. Pennington, New Jersey: The Electrochemical Society, Inc, 2002, pp. 365-374.
- [25] J. Suñé, E. Wu, and W. Lai, "Limits of the successive breakdown statistics to assess chip reliability," *Microelectronic Engineering*, vol. 72, pp. 39-44, 2004.
- [26] B. Kaczer *et al.*, "Impact of MOSFET oxide breakdown on digital circuit operation and reliability," *Digest of the 2000 International Electron Devices Meeting*, pp. 553-556, 2000.
- [27] J. H. Stathis, "Gate oxide reliability for nano-scale CMOS," *Proc. International Symposium on the Physical and Failure Analysis of Integrated Circuits*, pp. 127-130, 2005.
- [28] J. H. Stathis and S. Zafar, "The negative bias temperature instability in MOS devices: A review," *Microelectron. Reliab.*, 2006.
- [29] Y. Miura and Y. Matukura, "Investigation of silicon-silicon dioxide interface using MOS structure," *Jpn. J. Appl. Phys.*, vol. 5, p. 180, 1966.
- [30] N. Kimizuka *et al.*, "NBTI enhancement by nitrogen incorporation into ultrathin gate oxide for 0.10 $\mu$ m gate CMOS generation," *Digest of the 2000 Symposium on VLSI Technology*, pp. 92-93, 2000.
- [31] Y. Mitani, M. Nagamine, H. Satake, and A. Toriumi, "NBTI mechanism in ultra-thin gate dielectric: Nitrogen-originated mechanism in SiON," *Digest of the 2002 International Electron Devices Meeting*, pp. 509-512, 2002.
- [32] J. H. Stathis, G. LaRosa, and A. Chou, "Broad energy distribution of NBTI-induced interface states in p-MOSFETs with ultra-thin nitrided oxide," *2004 International Reliability Physics Symposium Proceedings*, pp. 1-7, 2004.
- [33] V. Huard *et al.*, "A thorough investigation of MOSFETs NBTI degradation," *Microelectron. Reliab.*, vol. 45, pp. 83-98, 2005.
- [34] P. E. Nicollian *et al.*, "Low voltage stress-induced-leakage-current in ultrathin gate oxides," *1999 International Reliability Physics Symposium Proceedings*, pp. 400-404, 1999.
- [35] A. Ghetti, E. Sangiorgi, J. Bude, T. Sorsch, and G. Weber, "Low voltage tunneling in ultra-thin oxides: a monitor for interface states and degradation," *Digest of the 1999 International Electron Devices Meeting*, pp. 731-734, 1999.
- [36] N. Kimizuka *et al.*, "The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling," *Digest of the 1999 Symposium on VLSI Technology*, pp. 73-74, 1999.
- [37] F. Crupi *et al.*, "On the role of interface states in low-voltage leakage currents of metal-oxide-semiconductor structures," *J. Appl. Phys.*, vol. 80, pp. 4597-4599, 2002.
- [38] J. H. Stathis *et al.*, "Interface state generation in pFETs with ultra-thin oxide and oxynitride on (100) and (110) Si substrates," *Microelectronic Engineering*, vol. 80, pp. 126-129, 2005.