# **IBM Research Report**

# A CMOS-compatible Process for Fabricating Electrical Through-vias in Silicon

P. S. Andry, C. Tsang, E. Sprogis\*, C. Patel, S. L. Wright, B. C. Webb, L. P. Buchwalter, D. Manzer, R. Horton, R. Polastre, J. Knickerbocker

IBM Research Division Thomas J. Watson Research Center P.O. Box 218 Yorktown Heights, NY 10598

\*IBM Systems and Technology Group 1000 River Street Essex Junction, VT 05452



Research Division Almaden - Austin - Beijing - Haifa - India - T. J. Watson - Tokyo - Zurich

LIMITED DISTRIBUTION NOTICE: This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publication, its distributionoutside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g. payment of royalties). Copies may be requested from IBM T. J. Watson Research Center, P. O. Box 218, Yorktown Heights, NY 10598 USA (email: reports@us.ibm.com). Some reports are available on the internet at <a href="http://domino.watson.ibm.com/library/CyberDig.nsf/home">http://domino.watson.ibm.com/library/CyberDig.nsf/home</a>

# A CMOS-compatible Process for Fabricating Electrical Through-vias in Silicon

P.S. Andry, C. Tsang, E. Sprogis\*, C. Patel, S.L. Wright, B.C. Webb,

L.P. Buchwalter, D. Manzer, R. Horton, R. Polastre and J. Knickerbocker

IBM T. J. Watson Research Center

1101 Kitchawan Road, Yorktown Heights, New York 10598

\* IBM Systems and Technology Group

1000 River Street, Essex Junction, Vermont 05452

Email: andry@us.ibm.com, Tel: 914-945-3069

#### Abstract

In the past, traditional CMOS scaling has been one of the principal levers to achieve increased system-level Today, scaling is becoming increasingly performance. difficult and less effective, and a range of new two- and threedimensional silicon integration technologies are needed to support next-generation systems. A silicon-carrier System-on-Package (SOP) is an advanced packaging solution, enabling interconnection between ICs and other devices at densities far beyond those of current first-level packaging. Silicon-carrier employs fine pitch Cu damascene wiring, high-density solder pads/joins and high-yielding electrical through-vias. A novel approach to fabricating robust though-vias in silicon is described. The key design feature enabling large-area, uniform arrays to be produced with high yield is the annular via shape. As compared to a standard cylindrical via shape, the annular via is easier to integrate into a standard CMOS copper back-end-of-the-line (BEOL) process flow. Two process flows are compared: the first having the conductor metal within the gap of the insulated annulus itself, the second having a conducting metal core enclosed within the inner wall of the annulus. For the first process flow, two annular conductors, plated copper and CVD tungsten, are compared in terms of ease of integration, yield and susceptibility to failure during thermal stressing. Large area (45 x 48 mm) silicon carrier modules containing more than 51,000 electrically measurable through-vias are used to compare overall yield and robustness of each process. Results on deep thermal cycling, current carrying capacity and thermomechanical modeling are discussed. Wafer-level via testing is used to statistically distinguish between via chain opens caused by bond and assembly issues versus failures in the vias or integrated wiring structures. Through-via resistances on the order of  $\sim 10 \text{ m}\Omega$  are typical, and through-via yields of 99.98% at module level have been demonstrated.

## Motivation for Through-via Development

Development of manufacturable and robust silicon through-via technology has been widely pursued in recent years [1,2,3]. Myriad structures, processes and integration schemes are possible, as are the possible applications which include 3D wafer-to-wafer interconnects [4,5], chip stacks [6], rf & MEMS passive integration [7] and silicon-based System on Package (SOP) [8] among others.

In general, fabrication of through-vias comprises the steps of via etching, sidewall insulation, metallization, wafer thinning and connection to terminals or wiring on adjacent faces of the silicon wafer. Each of these steps comes with its own challenges depending on the geometry of the vias, the materials and/or processes used to insulate and metallize of the vias. Previously, two generic approaches to through-via fabrication sequences were described: one a "vias first" approach and the other a "vias last" approach [8]. The "vias first" scheme describes a sequence where the through-vias are etched, insulated and metallized before the fabrication of BEOL wiring levels; the "vias last" approach describes a sequence where the BEOL wiring levels are built first, and the through-vias are fabricated afterwards. In prior work, the via geometry was cylindrical. Described below are results of IBM Research activity on annular via structures and process flows which provide improved integration and enhanced yield.

#### Annular Through-Via Structure and Processing

The salient design feature allowing for high-yield throughvia fabrication is the annular shape. The narrow annulus can be filled in a number of ways, and requires much less conductor cross-section than a standard cylindrical shape. Two distinct process flows are possible depending on whether the conductor is placed within the insulated annulus itself, or within the core region defined by the inner wall of the annulus. The annular conductor process flow is illustrated in Fig. 1. Following etch of the annular shape, thermally grown oxide is used to insulate the via, after which conductor is deposited within the insulated feature with the goal of complete fill within the gap. In this work we have chosen to compare two metals (electroplated Cu and CVD tungsten) but other metallization options are also possible. Wiring levels are built on top, and the wafer is attached to a handler, thinned and back side processed to expose the vias, after which UBM pads and solder C4s are added. The annular conductor via structure of Fig. 1 has several attractive features including a CTE-matched silicon core for improved mechanical reliability, and a reduction of process steps compared to the cylindrical hybrid plated Cu/paste approach [3] and a simplified overall BEOL integration scheme.

The second process enabled by the annular design via is the core conductor process illustrated in Fig. 2. Here, the annulus is thermally oxidized as before, but then filled with undoped poly-Si and polished. This process flow has the advantage that the wafer remains FEOL compatible after annular fill, meaning that FEOL devices or passives can be fabricated before the wiring levels are built. In this way, the process is comparable to the "vias last" approach described in earlier work [8]. Once the wiring levels are built, the wafer is attached to a handler, thinned, and back side patterned. The silicon core is then etched away and replaced with a partial skin of electroplated copper. Complete filling of the entire via core was not attempted in this work. UBM pads and solder C4s are added in the final step as before.

substrates were Cu finished with  $\sim 1$  micron of electroless Ni and 100 nm of immersion Au.



Figure 1. Annular conductor process flow.

#### Si carrier test vehicle: design and features

The primary test vehicle used in this investigation was designed specifically for rapid through-via yield evaluation of a very large array of evenly spaced vias. Shown in Fig. 3a, a 45 mm x 48 mm silicon carrier and a matching 49 mm x 50 mm silicon substrate were designed, with each having 2 micron thick alternating Cu wiring links to form complete chains at module assembly. The carrier contained the through-vias integrated to wiring links on the top side and evaporated UBM/C4s on the bottom side (Fig. 3b), whereas the substrate contained the matching array wiring links, and a large collection of 4 pt. probe taps and wiring traces (Fig. 3c) leading to vertically-aligned sets of 2x12 probe-card pads on left and right edges. The carrier employed Cr/CrCu/Cu/Au UBM pads and eutectic solder whereas the TSM of the silicon

The through-via array on the carrier is a simple 4 x 6 rectangular arrangement of sub-arrays, where each sub-array contains 60 rows x 36 columns of 4-on-8 mil spaced vias/pads. Thus, each sub-array contains 2,160 through-vias and the entire assembled module totals 51,840. Except for the sub-arrays at the very corners of the carriers, each sub-array in the completed module contains ten electrically measurable chains having 204 links each. Additional single via 4 pt. test sites are dispersed throughout the test vehicle, and two 144-link chains as well as a number of shorter chains ranging from 4 to 20 links (manually probed) are located in the very corners of the module for calibration and debugging. Automated 4 pt. step & repeat testing of the 420 probe-cad pads along each edge of the substrate allows for a total 232 of long chains (204 links), 96 single via/C4 sites and multiple substrate

Figure 2. Annular via core conductor process flow.

wiring calibration structures to be probed in about 30 minutes, including set-up and alignment time.





Figure 3. a) 45 x 48 mm silicon carrier through-via array design (green) superimposed on custom silicon substrate (pink), b) silicon carrier wiring links and C4s, c) matching silicon substrate wiring links.

#### Module-level yield evaluation

Following dicing, silicon carriers, complete with their laminated glass backing were joined to the silicon substrates using a precision flip-chip bonder. The bonder has height control and allowed for any desired compression of the molten C4s during bonding. Certain modules were also joined on production equipment using standard flux, belt furnace reflow and post-reflow flux cleaning. Parts joined using standard tooling were found to have comparable via chain yield and resistance.

Via chain results for four different through-via types are shown in Table I. Chain resistance, standard deviation and yield are shown for two modules of each type. A total of 232 long chains (204 links) are probed for a total of 47,328 total vias per module. The first two entries in Table I are control modules having BEOL wiring and C4s (no deep silicon through-vias). For these, the deep via etch level was skipped during wafer processing, but the BEOL wiring link and contact via levels were fabricated as usual. Following glass lamination and wafer thinning, the remainder of silicon was completely removed by TMAH wet etching, exposing the BEOL contact vias. Pads and C4s were added directly on top of the contacts. Thus, these carriers are used to find a baseline for chain resistance and yield determined only by the wiring links, the C4s and the effectiveness of the joining process.

The following three pairs of entries show via chain results for two variations of the annular metal process as well as the copper core process described above. The first variation of the annular process used CVD tungsten as the metal filling process, and a via of core dimension 50 microns with an annular width of 4 microns. The second variation used standard damascene copper plating in vias of core dimension 50 microns with an annular width of 8 microns. The carriers fabricated using the copper core process had through-vias of core dimension 30 microns with an annular width of 2 microns. In this case, the small annular width makes them quite easy to fill using only a combination of thermal oxide and poly-Si fill. The resultant core via plated from the wafer backside is 28 microns in diameter, and the partial sidewall copper plating ranged from about 5 to 8 microns. All Si carriers were ~60 microns thick.

Table 1. Mean resistance, standard deviation and yield of 204-link via chains as a function via type for eight silicon carrier modules. Link yield is a maximum value assuming open chains contain a single open link.

module	via type	R <sub>chai</sub> n	$\sigma_{ m chain}$	chain yield	link yield
		(Ω)	(Ω)	(%)	(%)
1	none: C4 only	51.6	1.9	93.5	99.97
2	none: C4 only	50.7	0.9	95.3	99.98
3	50/4 tungsten	53.9	2.0	94.8	99.97
4	50/4 tungsten	54.4	2.7	95.3	99.98
5	50/8 copper	48.4	1.8	95.3	99.98
6	50/8 copper	49.4	4.9	94.0	99.97
7	copper core	65.1	28.7	64.2	99.78
8	copper core	67.0	27.4	62.1	99.77

Note that the wiring links and C4s alone account for about 50 ohms of resistance, they have a fairly tight distribution around the mean (sigma ~2% to ~4%) and they produce modules having chain yield of ~95%. In the case of module 2, only 11 of the 232 chains were found to be open following bonding. Since every one of all 204 joins in a link must be good in order for the chain to function, this level of chain yield suggests that the upper limit on link yield (for uncorrelated defects) may be approximated by assuming chain yield = (link yield)<sup>204</sup>. For example, for a random distribution of defects, a link yield of 99.9% (one bad C4 per

1000) would give a chain yield of  $\sim$ 81.5% for this test vehicle. Admittedly, the link yield shown in Table I does not account for highly correlated defects such as lithography defects which may be localized to a very small region and may result in multiple closely spaced defects in a single chain. However, defects of this type may generally be well controlled in manufacturing environments.

All four annular via chain modules in Table I have chain yields which are equivalent to the two control modules, meaning that the addition of either tungsten or Cu throughvias does not detract from the overall yield for the as-bonded modules. The effect of the tungsten vias appears to be an net increase of ~4 ohms in average chain resistance. The fact that the annular Cu via modules have average chain resistances which are slightly less than the baseline can only mean that the damascene wiring links were slightly thicker than the 2 micron target on the source carrier wafers. Notably different from the rest are two the copper core modules. Chain yields starting in the low 60% range indicate a significant number open vias, statistically on the order of one out  $\sim 460$ . Furthermore, the average chain resistance is ~15 ohms higher than the baseline modules indicating that the vias themselves contribute significantly to the total resistance. Finally, the standard deviation is chain resistance is an order of magnitude larger than either the baseline modules, or the annular metal modules, indicating a large intrinsic variability in the vias themselves or perhaps in their integration scheme.

Table 2 shows a collection of single via data collected for the same set of 8 modules discussed in Table I. In this case, the sample of 4 pt. probe data was collected from 28 sites throughout the interior region of the module. Once again, the first two modules have no through-vias, so the resistance is due only to the C4 solder bump and the associated BLM and TSM Cu/Ni pads. An average value of ~ 5 milliohms is in line with values reported elsewhere [9]. The last column at the right of Table 2 entitled "chain adder" multiplies the average single test point resistance by a value of 204 to predict the total resistive adder due to C4s and vias i.e. the component which is not due to the BEOL Cu chain links.

Except for the first two modules, the average values include both the C4 resistance and the via resistance in series. Knowing the value of the C4 alone, we see that the annular tungsten vias have an average resistance of  $\sim \!\! 15$  to  $\sim \!\! 20$ milliohms, while the wider Cu-filled annular vias have a resistance of ~2 milliohms at most. The additive resistive component of the tungsten vias in the long chains amounts to ~4 ohms, which is in good general agreement with the difference in chain values between the control modules and the tungsten modules in Table I. The addition of the annular Cu vias makes a very small contribution to the total resistance, only a fraction of what the C4s contribute. In sharp contrast, the copper core single via sites are characterized by a large variability of values. One module has an average via resistance on par with a tungsten module, but again the standard deviation is an order of magnitude greater. The second copper core module showed a higher average resistance and greater variability. This sample of vias would be expected to add between  $\sim 5$  and  $\sim 10$  ohms to the

total chain resistance. In fact, examination of Table I suggest this is a low estimate.

Table 2. Mean resistance and standard deviation of single via test sites as a function via type for eight silicon carrier modules as joined. Chain adder denotes the value obtained by multiplying the mean single via value by 204 i.e. the predicted component of each long yield chain due to the vias and C4s.

module	via type	$R_{(via+C4)}$	$\sigma_{(via+C4)}$	chain adder
		$(m\Omega)$	(m $\Omega$ )	<b>(</b> Ω <b>)</b>
1	None: C4 only	4.7	4.6	1.0
2	None: C4 only	4.6	3.2	0.9
3	50/4 tungsten	21.6	4.9	4.4
4	50/4 tungsten	27.5	6.3	5.6
5	50/8 copper	5.7	3.3	1.2
6	50/8 copper	6.2	4.1	1.3
7	copper core	28.8	70.1	5.9
8	copper core	52.2	111.5	10.6

SEM cross-sections of typical through-vias corresponding to modules containing the three types of vias tested are shown in Fig. 4 a) through c). The scales are not exact, but are roughly equivalent. The copper core via is partially plated by design, since complete filling of the 28 micron diameter core would be impractical from a manufacturing and thermomechanical perspective. In this case, about 10 microns were plated, however, even that amount required a very lengthy backside polish to complete the via; for damascene plating a thickness of ~5 microns might be considered a practical upper limit. Selective plating techniques could be employed to reduce polish time, but complete core fill at these dimensions would not be stable under thermal load due to large CTE-mismatch between copper and silicon [3].

#### Module-level reliability results

Following initial testing of all modules types, a subset of modules having representative chain yield and resistance for each type were subjected to deep thermal cycling from -55C to +125C. The rate of cycling was 2 full cycles per hour. Data for modules 1, 4, 5 and 7 (see Table I) are plotted in Figs. 5, where 5a) shows the 204-link chain yield and 5b) shows chain resistance as a function of the number of deep thermal cycles. All four modules were cycled with their laminated glass carrier backing still intact. Note that the control carrier exhibits no change in chain yield or resistance up to 760 cycles indicating that the C4 joins and the BEOL wiring links are fairly robust. Both annular metal via types show only slight changes in chain yield, with ~2% of the tungsten via chains having opens, and ~6% of the copper via

chains having opens after 760 and 906 deep thermal cycles, respectively. In contrast, the copper core via chain module shows a higher level of chain opens with thermal cycling. Both copper core and annular tungsten modules show an increase in average chain resistance with thermal cycling while the annular copper and control modules exhibit virtually no change.



Figure 4. SEM cross-sections of a) 50/4 annular tungsten, b) 50/8 annular copper and c) copper core.

In order to verify the yield statistics extracted from the module data, and to better understand the behavior of the through-via structures under stress, but independently of the C4s and wiring BEOL links, a series of wafer level measurements were also performed.

#### Wafer-level yield and reliability

A special set of wafers were fabricated according to each process flow specifically for wafer-level evaluation during the standard test vehicle build. In the case of the annular conductor process, two wafers were fabricated, one having CVD tungsten fill, the other having electroplated copper fill. Via diameters were 50 microns, and annular width was 4 microns for both metallizations. Following the annular metal fill step, both wafers skipped the usual CMP overburden removal step, and were instead passivated using a thin PECVD SiN layer, laminated to handlers, thinned and backside processed up to the standard Cr/Cu/Au BLM pad deposition step (no C4s were deposited however). In this way, the wiring links were replaced with solid planes of metal

connecting every via to all others, allowing a number of 2 pt. and 4 pt. electrical measurements to be performed.



Figure 5. a) chain yields and b) average chain resistance as a function of deep thermal cycling seen for four types of silicon carrier modules.

Similarly, a third wafer was fabricated according to the copper core process, but having a shorting plane of electroplated Cu connecting all the through-vias together on one side. In this process, however, BEOL dielectric deposition and contact vias first had to be built on the top side of the wafer, since these contacts form the electrical connection once the core of the annulus is etched through from the thinned wafer back side. This is an important difference between the two via structures, and one which appears to have a strong bearing on performance of the via.

Following fabrication of the wafer-level test vehicles, two kinds of electrical measurements were performed. Four point probe measurements using combinations of 2, 3 and 4 through-vias allowed the extraction of true single through-via resistance free of any contributions due to C4s or wiring link structures. Wafer-level yield assessment, however, required a much greater number of via pair continuity measurements (i.e. tens of thousands) than a simple 2 pt. step-and-repeat system could provide in a reasonable amount of time. For these statistics, a high-speed opens/shorts (O/S) tester [10] used regularly in the IBM packaging facility was employed. The O/S tester, used to test ceramic substrate nets, employs two rapidly actuated probes and a custom feedback and control sytem to achieve up to 60 measurements per second. To minimize the possibility of measuring correlated defects which could skew the statistics, the probes were flown a constant distance of 30 pads apart within each 36 x 60 subarray of vias. A common location falling about midway between wafer edge and center was chosen, and the same 3 x 4 grid of sub-arrays was covered for each wafer. In this way, nearly 26,000 vias were measured per wafer.

Table 3. Single-via average resistance, standard deviation and yield for three types of via structures measured at wafer-level. Resistance was measured using 4 pt. probes, while yield was measured using high-speed flying probes in 2 pt. mode.

R <sub>via</sub>	$\sigma_{\sf via}$	via yield
(m $\Omega$ )	(mΩ)	(%)
16.3	0.8	100.00
9.3	0.4	99.62
69.1	11.7	99.81
	R <sub>via</sub> (mΩ) 16.3 9.3 69.1	R <sub>via</sub> σ <sub>via</sub> (mΩ) (mΩ) 16.3 0.8 9.3 0.4 69.1 11.7



# Figure 6. Strapped via pair IV curves for three via types identified in Table 3.

The results of the wafer-level evaluation are shown in Table 3. Note that the single via resistance values are in line values extracted from joined modules. Via yields are also in line with expectations, although the value measured for the annular copper process is slightly lower than expected based on the module data. In this case it was discovered that 63 out of a total of 98 opens were found to be tightly clustered within one of the 12 sub-arrays. Discarding this one sub-array would have resulted in a yield of 99.85%. Note also

that not a single through-via open was detected on the wafer fabricated using the annular tungsten process.

The wafer-level test vehicles proved to be more useful than the assembled modules in assessing the current-carrying properties of the vias, primarily because the wiring links (10 microns wide and 2 microns deep) were susceptible to fusetype failure at currents between 0.8 and 1.0 amps. Fig. 6 shows I-V curves for all three types of vias measured from one via to any nearest neighbor. In this way, the slopes of the curves represent the series resistance of two vias plus the bulk metal shorting "strap" between them. The latter contribution was generally much smaller than the via resistance for any given wafer. A full assessment of the upper current limits of these structures is the subject of future work.



Figure 7. Strapped via pair resistance distributions before (left) and after (right) deep thermal cycling for a) annular tungsten vias, b) annular copper vias, and c) copper core vias. Nearly 13,000 via pairs were probed in identical locations on each wafer.

As with the assembled modules, wafers were also subjected to deep thermal cycling to gauge the robustness of the via processes. Besides detecting fully open through-vias, the 2 pt. via pair resistance data before and after thermal cycling were binned to reveal the characteristic distributions shown in Fig. 7. Starting distributions are shown to the left while results for > 1000 thermal cycles are shown to right. The annular tungsten vias (Fig. 7a) had zero opens after 1226 total cycles, and a very sharp distribution. The annular copper via resistance distribution (Fig. 7b) started out slightly wider than that of the tungsten vias, and broadened somewhat as a result of 1226 thermal cycles. A net increase of 8 electrical full opens was measured. For copper core vias (Fig. 7c), the initial distribution was broader than for the others, but after 1038 thermal cycles it was significantly transformed to a low, wide shape with a tail stretching out to 20 ohms. Further, a total of 165 initially continuous vias were converted to full electrical opens. Thus, there appears to be a clear correlation between module and wafer-level results for the copper core process.

The data thus far demonstrate that copper annular vias have a significant advantage in reliability during deep thermal cycling as compared to copper core vias. The results are supported by thermomechanical models of the two structures shown in Fig. 8. The models confirm that a copper annular via induces lower mechanical stress in the surrounding silicon than a copper core via when both are subjected to the same uniaxial stress.



Annular Copper Via

Copper Core Via

Fig. 8: thermomechanical models showing the effect of uniaxial stress (direction indicated by arrow) for both annular and single core vias. Scales run from -80 (dark blue) to +280 (red) MPa. In each case, a quarter section of the via is shown.



Figure 9. SEM cross-section of tungsten via as fabricated on the wafer-level test vehicle.

Further, the results show that tungsten vias (see Fig. 9) can be fabricated with near perfect yield and reliability during deep thermal cycling. Research into the variability of the tungsten results at module level are currently underway.

### Conclusions

A novel approach to fabricating robust CMOS-compatible though-vias in silicon has been described. The key enabling design feature is the annular via shape which is easier to insulate and metallize than comparable deep cylindrical vias, and in turn, simpler to integrate into a standard copper BEOL process flow. Two process flows were compared in detail: the first having the conductor metal within the gap of the insulated annulus itself, the second having a conducting metal core enclosed within the inner wall of the annulus. For the first process flow, two annular conductors, electroplated copper and CVD tungsten, were compared in terms of ease of integration, yield and susceptibility to failure during thermal stressing. Characterization at module level using long via chains, and at wafer level using high-speed via-to-via probing, indicate that through-via yields approaching 100% are achievable with both annular metals. For the dimensions chosen in this study, annular copper via resistance is typically less than 10 m $\Omega$ ; tungsten vias are about a factor of 2 higher. Careful control of the metal fill process is required in order to achieve low resistance and stability during thermal cycling. Silicon through-via processing and integration remains an active area of study at IBM Research.

## Acknowledgments

This work has been partially supported by DARPA under the PERCS program, Agreement NBCH30390004 and by Maryland Procurement Office (MPO) – Contract H98230-04-C-0920

We would like to acknowledge the support of the MRL and CSS groups at IBM T.J. Watson Research Center, the development and support teams in Burlington, Vt. and East Fishkill, NY, and the IBM analytical group in East Fishkill, NY.

We would also like to acknowledge the support of F. Pompeo, T. Chainer, D. Seeger and T.C. Chen.

#### References

- Knickerbocker, J. et al, "Three dimensional silicon integration using fine-pitch interconnection, silicon processing, and silicon carrier packaging technology," *Proc. IEEE Custom Integrated Circuits Conf.*, Sept. 2005 pp. 654-657.
- Takahashi, K et al., "Current Status of Research and Development for Three-Dimensional Chip Stacking Technology." Jpn. J. Appl.Phys 40 (2001), pp. 3032 -3037.
- 3. Patel, C.S. et al. "Silicon Carrier with Deep Through Vias, Fine Pitch Wiring and Through Cavity for Parallel Optical Transceiver," *Proceedings of the 55th Electronic*

Components and Technology Conf, Lake Buena Vista, FL, 2005, pp. 1318 – 1324.

- Nelson, Donald W. et al, "A 3D Interconnect Methodolgy Applied to iA32-class Architectures for Performance Improvement through RC Mitigation", *Proc 2004 VMIC Conf*, Waikoloa Beach, HI, October 2004, pp. 78 – 83.
- Topol, Anna W. et al, "Enabling SOI-Based Assembly Technology for Three-Dimensional (3D) Integrated Circuits (ICs)", *International Electron Devices Meeting* (*IEDM*) Technical Digest, Washington, DC. December, 2005, pp. 363-366.
- Tanida, K. et al, "Ultra High-Density Chip Stacking Technology," Proc 53rd Electronic Components and Technology Conf, New Orleans, LA, 2003, pp. 1084 1089.
- L. Larson and D. Jessie, "Advanaces in RF packaging technologies for next-generation wireless communications applications", *Proc. IEEE Custom Integrated Circuits Conference*, San Jose, CA, September 2003, pp.323-330.
- Knickerbocker, J. et al, "Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch interconnection," IBM J. Res. Dev. 49(4/5), 2005, pp. 725-754.
- Wright, S. et al, "Characterization of Micro-bump C4 Interconnects for Si-Carrier SOP Applications," *Proc* 56<sup>th</sup> *Electronic Components and Technology Conf.*, San Diego, CA, 2006.
- Manzer, D. et al, "High-speed electrical testing of multichip ceramic modules," IBM J. Res. Dev. 49(4/5), 2005, pp. 687-697